Vendor:
PRSsemicon Group
Category:
USB
USB2.0 Host controller using xHCI for High Performance
GDA’s USB 2.0 Host controller is a configurable core and implements the USB 2.0 Host functionality that can be interfaced with th…
Overview
GDA’s USB 2.0 Host controller is a highly configurable core and implements the USB 2.0 Host functionality that can be interfaced with third party USB 2.0 PHY’s. xHCI core is architected with an high performance DMA engine based on xHCI specification. The core can be configured to support full-fledged USB 2.0 host controller based higher performance xHCI specification for use in standard PCIe-USB bus adaptors/chip sets or be configured with a subset of features for embedded applications requiring limited host functionality.
Key features
- Compliant with xHCI Rev1.0
- Compliant with USB Specification Rev 2.0
- Supports HS/FS/LS mode of operation.
- Asynchronous clocking between Host Controller and Application logic.
- Supports Aggressive Low Power Management
- Configurable PHY Interface: 8/16 UTMI, ULPI.
- Flexible User Application Logic
- Can be adapted by any SoC / OCB interface / offchip interconnects – such as AHB, AXI, PCIe
- Configurable Datawidth: 32, 64, 128 bit.
- Simple Register Interface for internal Register Access.
- Support for various Hardware and Software Configurability regarding Core characteristics.
- Easy migration path for Superspeed Support
Benefits
- Optional USB3.0 Core for Superspeed Support
- Application Interface – AHB, AXI, PCIe
- Configurable Buffer Sizes
- xHCI Engine with configurable number of device slots, interrupters, root hub ports, configurable scratchpad support, optional support for host initiated stream data movement and optional debug capability etc
- Highly modular and configurable design
- Layered architecture
- Fully synchronous design
- Supports both sync and async reset
- Clearly demarked clock domains
- Extensive clock gating support
- Multiple Power Well Support
- Software control for key features
What’s Included?
- RTL code
- Complete Testbenches
- Complete Testsuites
- Design Guides
- Verification Guides
- Synthesis Guides
Specifications
Identity
Part Number
usb2_host
Vendor
PRSsemicon Group
Type
Silicon IP
Provider
PRSsemicon Group
HQ:
India
PRSsemicon is a fabless semiconductor company with a vision to provide Professional Reliable Solutions, Services & Support to our customers & partners globally.
Our R&D Business Unit develops cutting edge IP Products, Our Business administration BU ties up with several partners who require our support to promote & resell their reliable IP's, Our Services BU helps customer on ASIC/FPGA/SoC Design Verification & Validation services.
Learn more about USB IP core
Exploring USB Applications and the Impact of USB IP
Understanding USB IP and Its Role in SOC Integration
What Designers Need to Know About USB Low-Power States
In addition to performance and interoperability, achieving low power has been one of the requirements for industry standards specifications. Some of the key specifications like Universal Serial Bus (USB), PCI Express (PCIe), and MIPI have defined power saving features for burst traffic. This whitepaper explains how Synopsys USB IP offers low power using various low power states that go beyond the basic features.
New USB 80Gbps Specification Boosts Data Rate, Enables Four Protocols on One Bus
Gervais Fong, Synopsys
New USB Device Class Specification Broadens Use Cases for I3C and I3C Basic
Sharmion Kerley, MIPI Alliance
Frequently asked questions about USB IP cores
What is USB2.0 Host controller using xHCI for High Performance?
USB2.0 Host controller using xHCI for High Performance is a USB IP core from PRSsemicon Group listed on Semi IP Hub.
How should engineers evaluate this USB?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.