Vendor: Synopsys, Inc. Category: Single-Protocol PHY

USB-C 3.2 SS/SSP PHY in Type-C in Samsung (SF4X, SF4E, SF2)

The Synopsys SuperSpeed 3.2 USB IP solution is based on the USB 3.2 specification from the USB Implementer Forum.

Contact Provider Request Datasheet
USB 3.2 View all specifications

Overview

The Synopsys SuperSpeed 3.2 USB IP solution is based on the USB 3.2 specification from the USB Implementer Forum. The USB 3.2 IP offering includes controllers, PHYs with support for the USB Type-C™ connectivity specification, verification IP, and IP subsystems. These elements enable quick development of advanced chip designs incorporating the 20 Gbps SuperSpeed USB standard. The Synopsys USB 3.2 IP is targeted for integration into SoCs for mass storage devices, display and docking applications, cloud computing, and automotive applications. The Synopsys USB 3.2 Controller and PHY IP allow designers to maximize power efficiency for extended battery life. The Synopsys USB 3.2 IP enables the fastest USB data transfer speeds while lowering overall power consumption. As the leading supplier of USB IP, Synopsys provides designers with a high-performance, low-power, and area-efficient IP solution, for cost-effective integration into system-on-chip designs. Synopsys’ expertise in developing and supporting USB enables us to build a low risk, high quality SuperSpeed USB IP solution.

Key features

  • Supports 20Gbps, 10Gbps, and 5Gbps data rates
  • Supports 480 Mbps, 12 Mbps, and 1.5 Mbps data rates
  • x1 and x2 configurations (USB 3.2 and USB 3.1 PHY only)
  • Low active and standby power
  • Small area for low silicon cost
  • USB Type-C connectivity support available (external party Type C Port Controller not included)

Benefits

  • Supports SuperSpeed USB 3.2 Gen 1 at 5Gbps, USB 3.2 Gen 2 at 10Gbps, and USB 3.2 Gen 2x2 at 20Gbps Supports Hi-Speed 480 Mbps and Full Speed 12 Mbps
  • Multi-lane operation for USB 3.2 peripherals
  • Backwards compatible with all existing USB products
  • Optimized Device controller IP designed to achieve power boost
  • Synopsys USB 3.2 PHYs and controllers offer high-performance throughput
  • Supports PIPE and UTMI+ PHY interfaces
  • Architectural features reduce power consumption

Applications

  • Mass storage devices
  • Display and docking applications
  • Cloud computing
  • Automotive applications

What’s Included?

  • GDSII
  • LEF
  • LIB
  • Simulation model
  • Testbench
  • Databook

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
dwc_usbc32sspphy_samsung
Vendor
Synopsys, Inc.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 3.2

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB-C 3.2 SS/SSP PHY in Type-C in Samsung (SF4X, SF4E, SF2)?

USB-C 3.2 SS/SSP PHY in Type-C in Samsung (SF4X, SF4E, SF2) is a Single-Protocol PHY IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP