Vendor: SmartDV Technologies Category: Test / Debug

Toggle Flash Memory Model

Toggle Flash provides an smart way to verify the Toggle Flash host controller or Toggle Flash memory model of a SOC or a ASIC.

Contact Provider Request Datasheet

Overview

Toggle Flash provides an smart way to verify the Toggle Flash host controller or Toggle Flash memory model of a SOC or a ASIC. The SmartDV's Toggle Flash is fully compliant with standard Toggle Flash Specification and provides the following features.

Toggle Flash Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

Toggle Flash Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant with Toggle Flash JESD230/ JESD230A/ JESD230B/ JESD230C/ JESD230D specifications.
  • Supports SDR, Synchronous DDR, NV-DDR2 and Toggle-mode DDR data interface.
  • Supports all mandatory and optional commands.
  • Supports 16 bit bus width operations.
  • Supports Read ID commands.
  • Supports Synchronous reset and Reset LUN commands.
  • Supports Multi-plane commands.
  • Supports Write protect pin for multiple function.
  • Supports Data training.
    • Supports DCC training.
    • Supports Read DQ training.
    • Supports Write DQ training.
  • Supports pausing Data Input and Output.
  • Supports Random Data Out commands.
  • Supports Get features and Set features commands.
  • Supports Feature Address Registers.
  • Configurable speed grades for all data interface.
  • Supports copy back programming.
  • Source Synchronous data interface supports Clock Stop feature.
  • Supports dual data bus.
  • Supports Small Data Move command for both Program and Copy back operations.
  • Rich set of configuration parameters to control Toggle Flash functionality.
  • Supports constrained randomization of protocol attributes.
  • On-the-fly protocol and data checking.
  • Protocol checker fully compliant with Toggle Flash Specification with versions JESD230/ JESD230A/ JESD230B/ JESD230C/ JESD230D.
  • Status counters for various events on bus.
  • Callbacks in host, slave and monitor for user processing of data.
  • Toggle Flash Verification IP comes with complete test suite to test every feature of Toggle Flash specification.
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in functional coverage analysis.
  • Supports Callbacks, so that user can access the data observed by monitor.

Block Diagram

Toggle Flash Memory Model block diagram

Benefits

  • Faster testbench development and more complete verification of Toggle Flash designs.
  • Easy to use command interface simplifies testbench control and configuration of Host and Slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the Toggle Flash testcases.
  • Examples showing how to connect various components, and usage of Host, Slave and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation contains User's Guide and Release notes.

Specifications

Identity

Part Number
Toggle Flash Memory Model
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about Test / Debug IP core

Metric Driven Validation, Verification and Test of Embedded Software

Today’s complexity of embedded systems is steadily increasing. The growing number of components in a system and the increased communication and synchronization of all components requires reliable verification, validation and testing of each component as well as the system as a whole. Considering today’s cost sensitivity it is important to find errors as early as possible and to increase the degree of test automation to avoid quality losses because of the increased cost pressure.

Securing Scale-Up AI: Cadence’s Complete UALink Solution

As an early contributor to the UALink ecosystem, Cadence delivers a production-ready solution built for real-world AI deployments. By combining high-performance connectivity IP with integrated security, Cadence enables customers to scale AI infrastructure with confidence.

eUSB2V2: Trends and Innovations Shaping the Future of Embedded Connectivity

In an era defined by rapid technological advancement, embedded interfaces must evolve to meet the demands of smaller form factors, lower power budgets, and diversified use cases. Among these interfaces, eUSB2V2 (Embedded USB 2.0 Version 2) has emerged not just as a legacy-support PHY, but as a strategic enabler of robust, low-power connectivity across next-generation systems-on-chip (SoCs).

PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions

Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.

Frequently asked questions about SerDes Test / Debug IP cores

What is Toggle Flash Memory Model?

Toggle Flash Memory Model is a Test / Debug IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Test / Debug?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Test / Debug IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP