Vendor:
Certus Semiconductor
Category:
ESD Protection
Stand-Alone ESD Cell in GF 28nm
A GlobalFoundries 28nm Stand-Alone ESD Structure This ESD library is a silicon-proven set of discrete, pad-independent ESD clamps…
Overview
A GlobalFoundries 28nm Stand-Alone ESD Structure
This ESD library is a silicon-proven set of discrete, pad-independent ESD clamps for GlobalFoundries 28nm technology. The library is designed to provide robust ESD protection for power domains and low-speed signals in advanced SoCs where traditional pad-based protection is insufficient or impractical. This library enables direct insertion of ESD protection structures at the chip top level, offering flexible placement, scalable metallization, predictable ESD behavior without reliance on a full I/O library.
Technology & Process
| Parameter | Sepcs |
| Foundry | GlobalFoundries |
| Node | 28nm |
| Libray Type | Stand-alone ESD Cell |
| Integration | Direct top-level |
| Metals | Up to Metal 6 |
| Package | Flip-Chip |
Operating Conditions
- NominalVoltages: 1.8V clamp up to 2.0Vmax, 5Vclamp up to 6V max
- Signal Type: Power Domains, DC or very slow signal (<300ns slew rate for 5V clamp)
- ESD Function: Primary ESD protection for power and signal nets
- Latch-up robust wth optional N-well biasing
Supported Clamp Variants
- 1.8V nominal fail-safe clamp, availible in 2-PORT and 3-PORT top-metal configuration
- 5V nominal clamp for DC high-voltage supplies
Key features
- Stand-alone ESD clamps
- Two clamp option: 1.8V Fail-Safe Clamp and 5V Clamp
- Fail-Safe triggering behavior
- 2-PORT and preferred 3-PORT architecture
- Compact, metal-dense layout
- Optimized for dense routing, unconventional power entry, and sparse pad rings
Block Diagram
AG28 block diagram
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| GlobalFoundries | 28nm | 28 280 nm | Silicon Proven |
Specifications
Identity
Part Number
AG28
Vendor
Certus Semiconductor
Provider
Certus Semiconductor
HQ:
United States
Certus Semiconductor has assembled several of the world’s foremost experts in IO and ESD design to offer our clients the ability to affordably tailor their IO libraries into the optimal fit for their products. Certus is offering the semiconductor industry a unique approach to custom IO libraries, including tailored IO designs, and ESD solutions based on simulations leveraging specialized silicon ESD models.
In addition to offering fast turnaround custom IO designs, Certus offers independent ESD design, review and debug services. Through partnerships, Certus is also able to provide ESD testing & TLP support.
Learn more about ESD Protection IP core
Maximizing ESD protection for automotive Ethernet applications
For many decades, Ethernet has been used in industrial and computing networks. But nowadays it’s increasingly deployed in automotive applications as a replacement for legacy networks like controller area network (CAN).
Breakthrough in area efficiency of on-chip ESD protection
Bart Keppens, Sofics
Designing Electrostatic Discharge (ESD) Protection for Monolithic SoCs and Multi-Die Systems
Dermott Lynch, Director, Product Marketing, Synopsys EDA Group
Selecting optimized ESD protection for CMOS image sensors
Bart Keppens, Sofics
Optimized on-chip ESD protection to enable high-speed Ethernet speed in cars
Bart Keppens, Sofics
Frequently asked questions about ESD Protection Library IP cores
What is Stand-Alone ESD Cell in GF 28nm?
Stand-Alone ESD Cell in GF 28nm is a ESD Protection IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for globalfoundries Silicon Proven.
How should engineers evaluate this ESD Protection?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ESD Protection IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.