Vendor: Logic Design Solutions Category: SATA Controller

SATA 3 HOST IP on ARRIA 10 FPGA

The LDS-SATA3-HOST-A10GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Match FIFO on a INTEL AR…

Contact Provider Request Datasheet

Overview

The LDS-SATA3-HOST-A10GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Match FIFO on a INTEL ARRIA 10 GX FPGA. The LDS-SATA3-HOST-A10GX IP is compliant with Serial ATA III specification and signaling rate is 6Gbps. The LDS-SATA3-HOST-A10GX IP is fully synchronous with system frequency (Clock_sys) at 150MHz in case of 6Gbps speed and 75MHz in case of 3Gbs speed configuration. The VHDL source code format is available for ease of customization. The customization can be done by Logic Design Solutions and DO254 documentation is available on request.

Key features

  • Rate Match FIFO
  • - Manage SATA reference frequency difference between the FPGA and the Disk
  • Physical Layer features
  • - Detect OOB and COMWAKE
  • - Detect the K28.5 comma character and provide a 32 bit parallel output
  • - Power management mode handled by state machine (shared between Phy and Link layer)
  • - Provides error indication to upper layers
  • - 8b/10b encoding and decoding
  • - Fixed Speed 6Gbs, 3Gbs or 1.5Gbs
  • Link Layer features
  • - Scrambling of TX data and descrambling of RX data
  • - CRC 32 calculation and check
  • - Report transmission status and error to Transport Layer
  • - Enable BIST Retimed loopback and pattern generation modes
  • - Auto inserted hold primitive to avoid FIFO overflow and underflow
  • - Partial and slumber power management modes
  • - The interface between the link layer and the transport layer is 32-bit wide
  • Transport Layer features
  • - 48-bits sector address
  • - Programmed IO (PIO) and DMA modes
  • - Support BIST FIS transmission and reception
  • - Automatic error FIS retry capability
  • - Implement Shadow Registers and SATA SuperSet registers
  • - Simple synchronous CPU and DMA Interface for data transfers including DMA hold-off capability
  • - DMA interface can be connected easily to memory space or FIFOs
  • - 128-Word Ingress and Egress FIFO between Transport and Link Layer
  • - NCQ Support

Block Diagram

LDS-SATA3-HOST-A10GX block diagram

Specifications

Identity

Part Number
LDS-SATA3-HOST-A10GX
Vendor
Logic Design Solutions

Provider

Logic Design Solutions
HQ: FRANCE
Logic Design Solutions is an FPGA Design and Intellectual Property (IP) company that provides Design Services, IP (cores) and DO254 methodology to FPGA customers. We engage ourself to be your high standard quality solutions provider for FPGA cores and Design Services.
Contact Logic Design Solutions

Learn more about SATA Controller IP core

An Effective way to drastically reduce bug fixing time in SoC Verification

Many times we are not aware of very useful EDA tool options which are already available. Even if such options are very well documented, we don't look at them and try them. But some options are very useful and if you know them, it makes job of design engineer and/or verification engineer very easy. Here, I am going to talk about one very powerful and useful VSIM option of QuestaSim. It is VCDSTIM option of VSIM.

Designing Around an Encrypted Netlist: Is The Pain Worth the Gain?

Oftentimes, in order to save on the cost of IP, a company will select an encrypted netlist as the deliverable instead of the RTL source code. This is especially common among companies looking to develop in FPGA devices where they can often get the necessary IP from their FPGA vendor.

STBus complex interconnect design and verification for a HDTV SoC

To support High Definition Television (HDTV) application, the System on Chip (SoC) presented in this paper has to support multiple and concurrent internal processes. Most of these operations read data from memory, process them and store the resulting data into memory. Each functional unit of the system is responsible for a specific data processing, but all the data are stored in the same shared external memories.

Frequently asked questions about SATA Controller IP

What is SATA 3 HOST IP on ARRIA 10 FPGA?

SATA 3 HOST IP on ARRIA 10 FPGA is a SATA Controller IP core from Logic Design Solutions listed on Semi IP Hub.

How should engineers evaluate this SATA Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SATA Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP