Overview
The D8255 is a programmable I/O device, designed to be used with all Intel CPUs. What's significant, it also supports most other microprocessors. Our onnovative IP core provides 24 I/O pins, which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation:
* Mode 0 - Basic Input/Output. This functional configuration provides simple input and output operations for each of the three ports. No ?handshaking'' is required, data is simply written to or read from a specified port. Mode 0 Basic Functional Definitions:
- Two 8-bit ports and two 4-bit ports
- Any port can be input or output
- 16 different Input/Output configurations are possible in this Mode.
* MODE 1 - Strobed Input/Output. This functional configuration provides means for transferring I/O data to or from a specified port in conjunction with strobes or ?handshaking'' signals. In the mode 1, Port A and Port B use the lines on Port C, to generate or accept these ?handshaking'' signals. Mode 1 Basic functional Definitions:
- Two Groups (Group A and Group B).
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or out-put Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.
* MODE 2 - Strobed Bidirectional Bus I/O. This functional configuration provides means for communicating with a peripheral device or structure on a single 8-bit bus, both for transmitting and receiving data (bidirectional bus I/O). ?Handshaking'' signals are provided to maintain proper bus flow discipline in a similar manner to the MODE 1. Interrupt generation and enable/disable functions are also available. MODE 2 Basic Functional Definitions:
- Used in Group A only.
- One 8-bit, bi-directional bus port (Port A) and a 5-bit control port (Port C).
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).
The functional configuration of the D8255 is programmed by the system software, so that normally no external logic is needed to interface peripheral devices or structures. The control word register can be both written and read, as it has been shown in the address decode table (please, see the pin descriptions).
Learn more about System Controller IP core
ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.
This paper describes the architectural design of RISC based asynchronous microprocessor as an alternative to clocked design.
An IP based development methodology for building system-on-a-chip solution is described. The methodology is illustrated through a memory centric SoC architecture template intended for streaming data applications such as video and audio.
This paper highlights a typical design approach that can be adopted for an embedded PC (X86 based) board memory subsystem using a VIA VX700 system controller DDR2 interface. Boards with this chipset can feature either an Intel Pentium processor or VIA processor on front side bus (FSB).
Small changes in the initial design of a complex embedded system can often have an unpredictable outcome and have a significant impact on the final system performance
Reconfiguring Design -> Reconfiguring for broadband access
