Vendor: MVD Cores Category: System Controller

UTC70

The UTC70 IP core is a drop in module in charge of processing multiple formatted input date/time to translate it into "Coordinate…

Overview

The UTC70 IP core is a drop in module in charge of processing multiple formatted input date/time to translate it into "Coordinated Universal Time" value with a reference starting from 1st of January 1970 at 00h00m00s.

Key features

  • Supported FPGA families: Spartan®-6, Virtex®-6/7, Kintex™-7, Artix™-7, Zynq™
  • 2 physical date/time input sources for automatic updating of the current date/time UTC value
  • GPS interface is composed of an UART RX line, a PPS input electrical line, GPRMC frame format from NMEA message
  • NTP interface
  • 32-bit CPU interface to program a user defined date/time value.

Block Diagram

Applications

  • The UTC70 IP core can be used with the MVD Remultiplexer Core to provide it reference time. This reference time will then be automatically inserted in TDT/TOT or STT respectively for DVB or ATSC remultiplexer firmware.

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MVD_UTC70_NET
Vendor
MVD Cores

Provider

MVD Cores
HQ: France
MVD Cores is an engineering team highly specialized in Digital Video Broadcasting (DVB) and FPGA technologies. We provide IP cores for Processing, Transporting and Transmission of MPEG, DVB, ATSC & IPTV standards for Xilinx FPGAs. The products and services catalog contains a wide range of on-the-shelf IPs to build solutions to carry MPEG-TS to RF. Our IPs cover almost all worldwide standards of current technologies for broadcasting over Digital Terrestrial Television (DTT), Cable TV (CATV) and Satellite.

Learn more about System Controller IP core

Cortex-M And Classical Series ARM Architecture Comparisons

ARM has introduced many processors. Each set or groups of processors are having different core and different Features. A new entrant or Designer to the ARM can make use of this paper for easy understanding and choose a processor that is well suited for the requirements. This paper gives brief comparison of the Architectures.

DDR2 Signal Integrity

This paper highlights a typical design approach that can be adopted for an embedded PC (X86 based) board memory subsystem using a VIA VX700 system controller DDR2 interface. Boards with this chipset can feature either an Intel Pentium processor or VIA processor on front side bus (FSB).

Extreme partitioning

Small changes in the initial design of a complex embedded system can often have an unpredictable outcome and have a significant impact on the final system performance

Frequently asked questions about system controller IP cores

What is UTC70?

UTC70 is a System Controller IP core from MVD Cores listed on Semi IP Hub.

How should engineers evaluate this System Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this System Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP