Vendor: NTLab Category: Power Management Unit

Power Management Unit

250iHP_PMU_03 is power management system, which divided in primary unit and up to three secondary units.

Contact Provider Request Datasheet

Overview

250iHP_PMU_03 is power management system, which divided in primary unit and up to three secondary units. Primary unit includes bandgap reference voltage source and its buffered version, low drop out voltage regulator with output voltage 2.5V and reference current source together with set of current mirrors to provide reference current. Secondary units include bandgap reference voltage source, low drop out voltage regulator with output voltage 2.5V and set of current mirrors, which take reference current from primary part current mirrors.
The voltage regulator contains an error amplifier, a PMOS power transistor and resistors for setting output voltage. Error amplifier compares input reference voltage with voltage from feedback resistor divider and adjusts the impedance of the pass PMOS transistor for stabilization of output voltage at the targeted level.
Bandgap reference voltage source forms temperature and power supply variations independent voltage.
Reference current sources provide stable output currents, which are independent of voltage/temperature variations, if external resistor is used (PMU_RS_CS = “0”). Reference current sources are dependent on internal resistor rppd PVT corner, if PMU_RS_CS = “1”.

Key features

  • iHP SG25H4 SiGe BiCMOS 0.25 um
  • Bandgap voltage source 1.12V
  • Low drop out voltage regulator
  • LDO input voltage 3 – 3.45V
  • LDO output voltage 2.5V
  • Constant current source

Block Diagram

250iHP_PMU_03 block diagram

Applications

  • Battery powered devices
  • Core voltage
  • Supply voltage sensitive circuits
  • Power solutions

What’s Included?

  • Schematic
  • Layout
  • Abstract view (.lef and .lib files)
  • Verilog behavior model
  • Verilog-A behavior model
  • GDSII
  • DRC, LVS, antenna reports
  • Documentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
250iHP_PMU_03
Vendor
NTLab

Provider

NTLab
HQ: Lithuania
NTLab is a vertically integrated microelectronics design center. It has 70+ experienced and qualified engineers. NTLab specializes in the designing of mixed-signal and RF ICs and Systems-on-Chip. It has a wide range of own silicon-verified IP blocks: processor cores, interfaces, analog and high-frequency PHYs, etc., thus allowing customized design to be fast and predictable. In-company unique combination of competences in digital, analog and RF circuits and embedded software enables NTLab to participate in the projects that require deep research and utilize most sophisticated and advanced techniques: multi-system GPS/GLONASS/Galileo/BeiDou/NavIC(IRNSS)/QZSS/SBAS navigation, RF ID, wireless communications, etc. All designed ICs are provided with test and development tools, as well as with reference software. NTLab offers a wide range of silicon proven analog/mixed-signal IPs in 0.35µm, 0.25 µm, 0.18 µm, 0.13 µm, 0.09 µm, 65nm, 55nm, 40nm, 28nm, 22 nm CMOS and SiGe BiCMOS processes. These IPs are suitable for devices targeted both consumer and industrial markets. Most of these IPs have been proven in silicon on the foundries: Samsung, UMC, GlobalFoundries, SMIC, VIS, Tower, X-FAB, iHP, AMS, SilTerra, STMicroelectronics, Winfoundry.
Contact NTLab

Learn more about Power Management Unit IP core

A versatile Control Network of power domains in a low power SoC

Developing and verifying a control network in a low-power SoC is a challenging task, especially managing the different states of regulators and modes of power domains. This article first describes state-of-the-art approaches to addressing this issue, and then delves into the solution promoted by Dolphin Integration to go further, thanks to the easy and secure Maestro� solution to manage SoC power mode transitions.

An ESD efficient, Generic Low Power Wake up methodology in an SOC

As the semiconductor industry is moving towards lower technology nodes, more and more complexity is being introduced in the design to beat the competition and provide most innovative solution to cater the needs. One of the biggest challenges that the designer faces is in terms of the keeping the power budgets of the chip within the specification and even innovate to reduce the current numbers. Depending on the application requirements, the designers have to tune up the power profile of the SoC. There are various ways to do so like dynamically changing frequency and voltage of operation, considering system level contributions to power consumption, using various modes of operation etc. In most of the cases, SoC has to support various power modes like Run mode, Sleep mode, Halt mode etc. Different power numbers are defined for each mode. Run modes can further be divided in various sub modes depending on application.

D32PRO, scalable & royalty free 32-bit CPU

D32PRO is one of the newest 32-bit CPUs available on the market. It’s been designed by Digital Core Design, IP Core provider and SoC design house from Poland, responsible e.g. for the world’s fastest or world’s smallest 8051 CPU. DCD launched more than 70 different architectures since 1999, which have been implemented in more than 300 000 000 electronic devices, that’s why one can be sure that quite considerable experience stands behind the D32PRO.

Semiconductor IP FAQ

What is Power Management Unit?

Power Management Unit is a Power Management Unit IP core from NTLab listed on Semi IP Hub.

How should engineers evaluate this Power Management Unit?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Power Management Unit IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP