Vendor: Curious Corp. Category: MIPI

Multi-PHY Receiver Link Controller

CD12842M8LRM3BM4AIP312P5 is a link IP that allows you to link a camera module or CMOS image sensor (CIS) to a host system.

Contact Provider Request Datasheet

Overview

CD12842M8LRM3BM4AIP312P5 is a link IP that allows you to link a camera module or CMOS image sensor (CIS) to a host system. This LINK IP is a soft macro IP that has the function of converting MIPI CSI2 protocol or other interface protocol to the data for application layer. A great way to implement a camera serial interface (MIPI CSI2) with Curious PHY IP.

Key features

  • SLVS-EC v1.2 / MIPI CSI2 v1-2 / MIPI D-PHY v1-2 Compliant
  • Supports Curious Multi-PHY
  • Supports PHY mode:
    • SLVS-EC, MIPI DPHY/CSI2 Link Layer, Sub-LVDS Interface, CMOS Input
  • Maximum Lane Number: DATA 8Lane CLOCK 2Lane
  • Supports Link Ports: 2 Port
  • SLVS-EC :
    • Data Format: RAW8/10/12/14/16
    • Supports HDR(DOL)
    • Supports CRC32
  • MIPI DPHY/CSI2 Link Layer:
    • Data Format: RAW8/10/12/14/16, YUV422/420, RGB 888/555/565/101010
    • Supports HDR(DOL DINFO) and HDR(Virtual Channel)
    • Supports DESKEW function.
    • Various application interface are supported by custom option.
  • Sub-LVDS Interface:
    • Data Format: RAW8/10/12/14/16
    • Supports SOF/SOL/EOL/EOF/Pixel Data transfer mode
    • Supports Sony SAV/EAV code transfer mode
    • Supports HDR(DOL DINFO) and HDR(DOL HINFO)
  • CMOS:
    • Direct data output pins from PHY Analog Layer
  • Register control:
    • Supports AMBA-APB I/F or Direct pin inputs
  • TEST I/F:
    • Supports PHY Analog layer loop back test mode
    • Supports Monitor test outputs for PHY internal signals

Benefits

  • We are IP design professional engineering company, so we can provide the high quality and good performance solution. Also we can provide not only single-interface PHY but also multi-interface PHY. And we can provide the Link layer IP which connect to Curious multi-interface PHY.
  • Our business is very flexibility IP license model, and then we have a lot of license to many sensor companies.
  • Our products can contribute to your business.

Applications

  • Camera Application
    • Security Camera
    • Mobile-Phone Camera
    • DSC(Digital Still Camera)
    • Medical Camera
    • SLR
    • 3D Camera
    • Camcorder
  • ISP(Image Signal Processer)

What’s Included?

  • Verilog-HDL encrypted RTL
  • Document
    • Specification
    • Curious PHY-LINK connection
    • Timing Information
    • DFT Information
    • CSI2 register calculation sheet
  • Test Bench / Sample TEST vector for basic function check
  • PHY function model (included in Curious PHY IP)

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
CD12842M8LRM3BM4AIP312P5
Vendor
Curious Corp.
Type
Silicon IP

Provider

Curious Corp.
HQ: Japan
CURIOUS Corporation was established in July, 2001. We develop Analog/Mixed Signal (Analog/Digital Mixture) IP and IC ( Integrated Circuits). Especially,we are good at interface circuits and imaging capture circuits. And our IP and IC are used mobile-phone and flat panel display. In the future, all information processing machines will be presumed to be connected over a form of network or another. As such demands for these machines are expected to increase considerably in the ever-expanding world of communication with this increase demands for the LCD Driver will also undoubtedly rise. With the present lack of analog design capacity in the world due to a shortage of analog engineers. Our main purpose is to work hard to provide our customers with the best expert advice and services possible.
Contact Curious Corp.

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is Multi-PHY Receiver Link Controller?

Multi-PHY Receiver Link Controller is a MIPI IP core from Curious Corp. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP