Vendor: SmartDV Technologies Category: LPDDR

LPDDR5 Synthesizable Transactor

LPDDR5 Synthesizable Transactor provides a smart way to verify the LPDDR5 component of a SOC or a ASIC in Emulator or FPGA platfo…

Contact Provider Request Datasheet

Overview

LPDDR5 Synthesizable Transactor provides a smart way to verify the LPDDR5 component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's LPDDR5 Synthesizable Transactor is fully compliant with standard LPDDR5 Specification and provides the following features.

Key features

  • Supports 100% of LPDDR5 protocol standard JESD209-5, JESD209-5A and JESD209-5B.
  • Supports all the LPDDR5 commands as per the specs
  • Supports device density up to 32GB
  • Supports X8 and X16 device modes
  • Supports 2:1 and 4:1 CKR mode
  • Supports all data rates as per specification
  • Supports burst length 16 and 32
  • Supports programmable read/write latencies
  • Supports following back organization modes
    • Bank group (4 Bank 4 Bank group)
    • 8 Bank
    • 16 Bank
  • Supports burst sequence
  • Supports all mode register programming
  • Supports write DBI and read DBI operation
  • Supports write data mask operation
  • Supports WCK2CK Sync operation
  • Supports deep sleep mode
  • Supports power down mode and self-refresh operation
  • Supports frequency set point operation
  • Supports Refresh Management Command.
  • Supports following training modes
    • Command bus training
    • WCK2CK leveling
    • WCK-DQ training
    • Enhanced RDQS training mode
  • Supports partial array self refresh segment masking
  • Supports write clock free running mode
  • Supports data copy low power function and write x operation
  • Supports hybrid refresh mode and refresh credit mode
  • Supports CA parity and ECC
  • Checks for following
    • Check-points include power on, Initialization and power off rules
    • State based rules, Active Command rules
    • Read/Write Command rules etc
    • All timing violations
  • Protocol checker fully compliant with LPDDR5 Specification JESD209-5, JESD209-5A and JESD209-5B
  • Models, detects and notifies the test bench of significant events such as transactions, warnings, timing and protocol violations

Block Diagram

LPDDR5 Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the LPDDR5 testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and function's used in verification env
  • Documentation contains User's Guide and Release notes

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
LPDDR5 Transactor
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about LPDDR IP core

LPDDR flash: A memory optimized for automotive systems

Next-generation automotive systems are advancing beyond the limits of currently available technologies. The addition of advanced driver assistance systems (ADAS) and other advanced features requires greater processing power and increased connectivity throughout the vehicle.

SOCAMM: Modernizing Data Center Memory with LPDDR6/5X

Small Outline Compression-Attached Memory Module (SOCAMM) has made its way into the data center as an alternative to external CPU memory, due to its high performance, low power, memory capacity, and scalability.

Frequently asked questions about LPDDR IP

What is LPDDR5 Synthesizable Transactor?

LPDDR5 Synthesizable Transactor is a LPDDR IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this LPDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this LPDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP