Vendor: Dolphin Technology Category: GPIO

General Purpose Input/Output (GPIO) Controller

Dolphin Technology provides General Purpose I/O IP which cosists of up to 32 I/O ports that can be programmed individually for in…

Overview

Dolphin Technology provides General Purpose I/O IP which cosists of up to 32 I/O ports that can be programmed individually for input, output, or bidirectional operation. Each port can be programmed to trigger the GPIO interrupt on level (high, low) or edge (rising, falling, any) events. The IP serves as additional means of communication between various components of the system on chip (SoC).

Key features

Compliant with the following specifications:

  • AMBA, Advanced Peripheral Bus (APB) Specification Version 2.0
  • AMBA, Advanced High-performance Bus (AHB) Specification Version 2.0
  • AMBA, Advanced eXtensibale Bus (AXI) Specification Version 4.0
  • AMBA, Advanced eXtensibale Lite Bus (AXI-Lite) Specification Version 4.0

DTI GPIO Controller supports:

  • Programmable number of GPIO signals which is input, output or bidirectional operation
  • Programmable interrupt with some event types
  • Bypass mode to control directly each GPIO port
  • Support internal register to capture input or output data
  • Support open drain and pull up/down option
  • Clock synchronization
  • Programmable FIFO watermarks
  • Interrupt interface
  • Software interface consistent with AMBA APB Bus, configurable bus width 8/16/32

Specifications

Identity

Part Number
General Purpose Input/Output (GPIO) Controller
Vendor
Dolphin Technology
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Dolphin Technology
HQ: USA
Dolphin Technology provides SoC designers with a broad array of silicon-proven IP for Memory, I/O, Standard Cells, DDR PHY, Memory Controllers, PLL/DLL and Memory Test and Repair (BIST). Dolphin offers both standard and custom solutions that are optimized for low power, high performance and high density across a broad range of process technologies. These solutions include: - Memory Compilers (Single & Dual Port SRAM, 1 & 2 Port RF, ROM) - Specialty Memory (ROM, BCAM, TCAM, CAM) - I/O (General purpose, bus-specific, DDR, Flash) - Standard Cell libraries (7-track, 10-track, 12-track, 14-track) - DDR PHY (hardened DDRx & LPDDRx SDRAM PHY) - PLL/DLL (programmable PLL, fully digital DLL) - SERDES - Memory Controllers (DDRx & LPDDRx DRAM) - Memory BIST - And more... Dolphin Technology has been enabling SoC design teams to enhance quality and reduce time to market since 1996.

Learn more about GPIO IP core

GPIO Solutions for CERN’s Radiation-Hardened Applications

For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.

A Generic Solution to GPIO verification

This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.

Ensuring reliability in Advanced IC design

To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.

Integrating Post-Quantum Cryptography (PQC) on Arty-Z7

Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Frequently asked questions about GPIO IP cores

What is General Purpose Input/Output (GPIO) Controller?

General Purpose Input/Output (GPIO) Controller is a GPIO IP core from Dolphin Technology listed on Semi IP Hub.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP