Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
RAAAM Memory Technologies Ltd.
Category:
SRAM
GCRAM, the highest-density on-chip embedded memory in standard CMOS
RAAAM’s Gain-Cell RAM (GCRAM) is the most cost-effective on-chip memory technology in the semiconductor industry.
Overview
RAAAM’s Gain-Cell RAM (GCRAM) is the most cost-effective on-chip memory technology in the semiconductor industry. GCRAM combines the density advantages of embedded DRAM with SRAM performance, without any modifications to the standard CMOS process, resolving the memory bottleneck for industry growth drivers. RAAAM’s GCRAM technology has already been validates on silicon of leading semiconductor foundries in process nodes ranging 16nm – 180nm.
Key features
- High-density bitcell offering up-to 2X area reduction over high-density 6T SRAM.
- Full logic compatibility with standard CMOS, no additional process steps or cost.
- Silicon proven in 16nm – 180nm process nodes of various foundries.
- Decoupled write and read ports offering a native two-ported operation.
- Low voltage operation through non-ratioed bitcell operation.
- Non-destructive read operation.
- Single-port and 2-port configurations.
- Low-overhead memory controller with a standard SRAM interface.
- Single-cycle write and read access.
- Configurable word lengths from 16 to 512-bits.
- Support up-to 512kbit instances.
- Innovative low-overhead refresh algorithms for target applications.
- Smart, low power block-by-block refresh management.
Benefits
- RAAAM’s patented GCRAM technology provides up-to 50% area reduction over high-density SRAM by utilizing a unique 3-transistor bitcell, which enables substantial fabrication cost savings through die size reduction.
- Alternatively, increasing the on-chip memory capacity using the same die size enables a dramatic improvement in system bandwidth and power efficiency through reduction or complete removal of off-chip data movement.
Applications
- AI and ML –Weight/Input buffers.
- IoT and MCU – System buffers.
- Embedded DSP – Two-ported frame buffers.
- Automotive – Large memory caches.
- Network Routers – High-density packet routers.
- AR/VR – Image buffers.
What’s Included?
- RAAAM implements the front-end memory controller and GCRAM-based hard memory macros according to the customer specifications, and delivers a soft RTL wrapper (using a standard SRAM interface), which instantiates the GCRAM hard macros (GDS) and the soft refresh control (RTL).
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 16nm | 16nm 160 nm | — |
Specifications
Identity
Part Number
gcram_3t
Vendor
RAAAM Memory Technologies Ltd.
Provider
RAAAM Memory Technologies Ltd.
HQ:
Israel
RAAAM Memory Technologies Ltd. is an innovative embedded memory solutions provider, delivering the most cost-effective on-chip memory technology in the semiconductor industry. RAAAM’s silicon-proven GCRAM technology combines the density advantages of embedded DRAM with SRAM performance, without any modifications to the standard CMOS process of various foundries.
RAAAM’s patented GCRAM technology can be used by semiconductor companies as a drop-in replacement for SRAM in their SoCs, allowing to significantly reduce fabrication costs through a significant die size reduction. Alternatively, increasing the on-chip memory capacity in the same die size enables a dramatic reduction in the off-chip data movement to resolve the memory bottleneck. This increase in on-chip memory capacity will enable additional features that can enable industry growth for applications in the areas of AR/VR, Machine Learning (ML), Internet-of-Things (IoT), and Automotive.
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is GCRAM, the highest-density on-chip embedded memory in standard CMOS?
GCRAM, the highest-density on-chip embedded memory in standard CMOS is a SRAM IP core from RAAAM Memory Technologies Ltd. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.