Vendor: SKAIChips Category: PLL

Frac-N PLL on Samsung 28nm LN28FDS

PLL2860X is a 1.8V/1.0V dual supply-voltage phase locked loop (PLL) with a wide-output-frequency-range for frequency synthesis.

Contact Provider Request Datasheet
Samsung 28nm View all specifications

Overview

PLL2860X is a 1.8V/1.0V dual supply-voltage phase locked loop (PLL) with a wide-output-frequency-range for frequency synthesis.

It consists of a phase frequency detector (PFD), a charge pump, a voltage-controlled oscillator (VCO), a 6-bit pre divider, a 10-bit main-divider, a 3-bit scaler, a delta-sigma modulator (DSM) and an automatic frequency control (AFC).

Key features

  • Dual power supply of 1.8V±10% and 1.1V+5% ~1.0V-10% 
  • Operating junction temperature(TJ): -40°C ~ 125°C 
  • Output frequency range: 19.5MHz ~ 2.5GHz 
  • Duty ratio: 45 ~ 55% 
  • Power down mode 
  • Bypass mode (FOUT = FIN) 
  • Programmable dividers 
  • Glitch-free scaler 
  • On-chip loop filter

Block Diagram

PLL2860X block diagram

Benefits

  • Glitch-free scaler
  • Low Jitter
  • Low Power

Applications

  • Mobile/Consumer

What’s Included?

  • FE(Front-End) : LEF, LIBERTY, MODEL, TB FUNCTION
  • BE(Back-End) : CIR, DFM, DRC, GDS, LVS

Silicon Options

Foundry Node Process Maturity
Samsung 28nm 28nm 280 nm —

Specifications

Identity

Part Number
PLL2860X
Vendor
SKAIChips
Type
Silicon IP

Provider

SKAIChips
HQ: Republic of Korea
Creative and Innovative IC Product Development at a World-Class Level As the Fourth Industrial Revolution calls for innovative IC supplies to meet new technological demands, SKAIChips will maximize customer satisfaction and contribute to improved profitability for our partners and shareholders by producing applied products through our RF Solution, Power Solution, and AI Solution. Furthermore, we will continue to strive toward becoming a global enterprise with differentiated technological expertise, driven by creative ideas and unwavering research and development.
Contact SKAIChips

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is Frac-N PLL on Samsung 28nm LN28FDS?

Frac-N PLL on Samsung 28nm LN28FDS is a PLL IP core from SKAIChips listed on Semi IP Hub. It is listed with support for samsung.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP