Vendor: Centar Category: Filters Transforms

Fixed-size streaming FFT

This FFT circuit employs unique architectural characteristics, different than any other FFT implementation.

Contact Provider Request Datasheet

Overview

This FFT circuit employs unique architectural characteristics, different than any other FFT implementation. In particular the locality, simplicity and regularity of the processing core keeps interconnect delays lower than cell delays, leading to clock speeds that can approach the FPGA fabric limitations, e.g., "worst case" Fmax speeds >500MHz in 65nm FPGA technology. Short critical path lengths also lower power dissipation. Additionally, a novel "base-4" algorithm reduces the number of cycles needed per FFT to less than the transform size. Finally, it includes a low overhead hybrid floating-point feature that increases dynamic range for a given fixed-point word size.

Key features

  • High Throughput: obtained from high clock rates (>500MHz using 65nm technology) and novel algorithms
  • FFT size: Any size power-of-two or non-power-of-two
  • Dynamic Range: combined block floating point and floating point architecture means smaller word lengths can be used for post processing operations such as equalization (~6db/bit).
  • Scalability: array based architecture means higher throughputs are obtained by increasing array size
  • Power: array interconnects are entirely local, reducing parasitic routing capacitance to keep power dissipation low and clock speed high
  • Implementation FPGA: Centar's DFT circuit can be used in any FPGA fabric containing embedded multipliers and memories.
  • Data I/O: Streaming, normal order I/O with fixed-point input words and output words consisting of a mantissa plus an exponent. (A normalized, fixed-point output can chosen as well).

Block Diagram

FFT_Fixed-Size block diagram

Benefits

  • Easily modified to meet application requirements
  • Non-power-of-two options
  • Fastest commercially available throughputs

Applications

  • wireless communications and broadcast protocols, LTE, WiMax, radar, advanced noise cancellation, signal processing

What’s Included?

  • Netlist (e.g., for Altera FPGAs a verilog *.qxp file for synthesis or *.vo file for simulation)
  • Synthesis constraints (e.g., for Altera FPGA’s an *.sdc file)
  • Modelsim Testbench (*.vo file for DFT circuit plus verilog testbench for control). Also includes Matlab verification utilities
  • Altera Stratix III FPGA board development kit testbench
  • Matlab behaviorial bit-accurate model (p-code) for LTE FFT transform sizes
  • Documentation for above

Specifications

Identity

Part Number
FFT_Fixed-Size
Vendor
Centar
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Centar
HQ: USA
Centar is a full service resource for development of embedded signal processing circuit designs requiring use of a discreet "Fourier transform” (DFT), typically implemented as a “Fast Fourier Transform” (FFT). Centar’s FFT technology is programmable, so that different FFT functionality, including non-power-of-two transform sizes, can be developed by simply re-programming the same circuit, significantly lowering the licensing cost of a design to customers. At the same time Centar uses an array-based implementation to provide high-performance, scalable throughputs and by design all circuit communications are "localized" leading to high clock speeds and low power implementations.
Contact Centar

Learn more about Filters Transforms IP core

10 FPGA Design Techniques You Should Know

Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.

Frequently asked questions about Filters and Transforms IP cores

What is Fixed-size streaming FFT?

Fixed-size streaming FFT is a Filters Transforms IP core from Centar listed on Semi IP Hub.

How should engineers evaluate this Filters Transforms?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP