Standard Cell Library in SkyWater 90nm
A low-leakage digital standard cell library for energy-efficient, long-lifecycle SoC designs in SkyWater 90nm CMOS.
Overview
A low-leakage digital standard cell library for energy-efficient, long-lifecycle SoC designs in SkyWater 90nm CMOS.
This Standard Cell Library is a production-ready, low-leakage digital logic library developed for the SkyWater 90nm (S90 / C9) process. Built on a proven standard cell architecture, the library provides comprehensive combinational, sequential, clocking, and power-management cells optimized for reduced standby power, predictable PPA, and robust SoC integration. Certus’ Standard Cell Library is well suited for industrial, aerospace, defense, IoT, and mixed-signal designs requiring long term manufacturability and low power operation.
Cell Coverage Overview
- AND, OR, NAND, NOR, XOR/XNOR, AOI/OAI, multi plexers (2:1-4:1), majority cells
- Latches and flip-flops with async/sync reset/set, scan enabled variants, Q/QN outputs Clockbuffers, inverters, clock muxes, positive and negative edge clock-gating cells
- Isolation, retention, level shifters, decaps, delay cells, filler, antenna cells
Operating Conditions
| Parameter | Value |
| Process | SkyWater S90 (C9) |
| Core VDD | Technology-defined |
| Temp | Industrial Capable |
| Power Domains | Single/Multi Voltage |
| Design Style | CMOS |
Key features
- Low-leakage optimized devices for reduced static and standby power
- 550 fully characterized standard cells
- Comprehensive combinational logic
- Extensive sequential elements with async/sync reset and set, scan variants, and Q/QN outputs
- Multiple drive strengths and logical variants for PPA op timization
- Integrated clock buffers, clock inverters, muxes, and scan-capable clock gating cells
- Multi-voltage support with level shifters, isolation, and retention cells
- Complete physical infrastructure
Applications
- Industrial and embedded control SoCs
- Low-power IoT and edge devices
- Aerospace and defense electronics
- Mixed-signal SoCs
- Automotive and transportation control electronics
- Custom ASICs requiring long-life-cycle support in ma ture modes
What’s Included?
- GDS
- LEF
- Liberty
- Verilog
- CDL
- OpenAccess
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| SkyWater | 90nm | S90 | — |
Specifications
Identity
Provider
Learn more about Standard Cell Libraries IP core
Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
Breaking new energy efficiency records with advanced power management platform
Reduce ATPG Simulation Failure Debug Time by Understanding and Editing SPF
Chipworks Looks at Smartphones
Does Subsystem IP will finally find a market? ARC based sound subsystem IP is on track...
Frequently asked questions about standard cell libraries
What is Standard Cell Library in SkyWater 90nm?
Standard Cell Library in SkyWater 90nm is a Standard Cell Libraries IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for skywater.
How should engineers evaluate this Standard Cell Libraries?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.