Foundation IPs at SMIC 40LL Process

Key Features

• Ease-of-use, compatible to industrial EDA flow
• Combinational cells (Inverter, Buffer, NAND, NOR, AOI/OAI, XOR/XNR)
• Sequential cells (Scan Flip-flop, and Latch)

Technical Specifications