Vendor: SmartDV Technologies Category: CXL

CXL Verification IP

CXL Verification IP provides an smart way to verify the CXL bi-directional bus.

Contact Provider Request Datasheet

Overview

CXL Verification IP provides an smart way to verify the CXL bi-directional bus. The SmartDV's CXL Verification IP is fully compliant with Compute Express Link Revision 1.0, 1.1 and 2.0 Specification and provides the following features.

CXL Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

CXL Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Supports CXL specs revision 1.0, 1,1 and 2.0.
  • Supports Native PCIe mode and below features as defined in the PCIe specification.
    • PCIE Express specs 1.0/2.0/3.0/4.0/5.0/5.1
    • Serial, PIPE, PCS/PMA, Low pin count and SerDes interface
    • Link Width negotiation
    • Up configure, polarity inversion, and lane-to-lane skew
    • Configurable Spread Spectrum Clocking (SSC)
    • ASPM and Software controlled Power Management
  • Supports configuration of PCIe vs CXL protocol mode.
  • Supports the signaling rate of 32 GT/s, degraded rate of 16 GT/s or 8 GT/s in CXL mode.
  • Supports Link width support for x16, x8, x4, x2(degraded mode), and x1(degraded mode) in CXL mode.
  • Bifurcation (aka Link Subdivision) support to x4 in CXL mode.
  • CXL.io, CXL.mem, and CXL.cache support.
  • Supports ARB/MUX Link Management Packets(ALMP).
  • Supports CXL Power Management VDM Packets.
  • Supports arbitration and data multiplexing/demultiplexing.
  • Supports following CXL.cache/CXL.mem slots,
    • Header slot
    • Generic request/response slot
    • Generic data slot
  • Supports following CXL cache line,
    • 32B Half cache line
    • 64B Full cache line
  • Supports following CXL flit type encoding,
    • Protocol type
    • Control type
  • Supports all CXL.cache/CXL.mem request and response messages.
  • Supports all snoop responses.
  • Supports various framing errors.
  • Supports Multiple Data Header(MDH).
  • Supports byte enable.
  • Supports CXL.cache/CXL.mem link layer retry.
  • Supports type 1, type 2 and type 3 CXL Devices.
  • Supports implied EDS token.
  • Supports Address Translation Service(ATS).
  • Supports configurable TC to VC queue mapping.
  • Supports data poisoning.
  • Supports virtual channel management.
  • Support for upto 4K payload size and 256 functions.
  • Supports Type 3 Multi Logical Device components.
  • Supports CXL 1.1 and 2.0 Control and Status Registers.
  • Supports CXL Error VDM Format.
  • Supports Cache Requests as per Buried Cache State Rules.
  • Supports QoS Telemetry for Memory.
  • Supports Advanced Error Reporting (AER).
  • CXL devices supports three types of resets
    • Hot Reset
    • Warm Reset
    • Cold Reset
  • Supports Memory Interleaving process.
  • Callbacks in Host, Device and monitor for user processing of data.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • CXL Verification IP comes with complete testsuite to test every feature of CXL specification.
  • Functional coverage for complete CXL features.

Block Diagram

CXL VIP block diagram

Benefits

  • Faster testbench development and more complete verification of CXL designs.
  • Easy to use command interface simplifies testbench control and configuration of Host and Device.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the CXL testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
CXL VIP
Vendor
SmartDV Technologies

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about CXL IP core

Industry 1st CXL 4.0 Verification IP: Transforming AI and HPC Systems

Synopsys continues to lead innovation with the industry’s first commercially available CXL 4.0 Verification IP (VIP). This comprehensive solution supports the full 128 GT/s data rate, IO throttling, and streamlined port negotiation, equipping designers to validate and optimize their products for the future.

Powering Up Efficiency: A Deep Dive into CXL L0p and its Verification

Compute Express Link (CXL) is revolutionizing data center architecture, with power management emerging as a key area of innovation. Among its power-saving mechanisms, the L0p (Low Power) state plays a pivotal role in reducing energy consumption during periods of low link activity.

Demystifying CXL Memory Interleaving and HDM Decoder Configuration

Memory interleaving is a technique that distributes memory addresses across multiple memory devices or channels. Instead of storing data sequentially in one device, the system alternates between devices at a fixed granularity. It could help improve bandwidth, reduce latency, and enhance scalability. In the context of Compute Express Link (CXL), memory interleaving is facilitated by the HDM (Host-Managed Device Memory) Decoder.

Boosting AI Performance with CXL

AI workloads are outpacing traditional memory architectures—but CXL®︎ offers a smarter path forward. Cadence's blog, "Boosting AI Performance with CXL," outlines how CXL enables dynamic memory expansion, memory sharing, and maintains coherency across devices to eliminate bottlenecks and boost performance for processing training and inference in large-scale AI systems.

Frequently asked questions about CXL IP cores

What is CXL Verification IP?

CXL Verification IP is a CXL IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this CXL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CXL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP