Vendor: Small World Communications Category: Channel Coding

CCSDS Rate 1/2 TC and TM LDPC Decoder

The LCD03C is a low complexity decoder for the CCSDS rate 1/2 telecommand (TC) and telemetry (TM) low density parity check (LDPC)…

Contact Provider Request Datasheet

Overview

The LCD03C is a low complexity decoder for the CCSDS rate 1/2 telecommand (TC) and telemetry (TM) low density parity check (LDPC) standard. The TC decoder implements data lengths of 64 or 256. The optional TM decoder implements a data length of 1024.

Key features

  • CCSDS TC and TM compatible
  • Rate 1/2
  • Data lengths of TC 64 and 256 or optional TM 1024 bits
  • Includes ping-pong input and output memories
  • Up to 624 MHz internal clock
  • Up to 2.7 Mbit/s with 30 decoder iterations
  • 6-bit two's complement input data
  • Up to 256 iterations
  • Scaled min-sum decoding algorithm
  • Optional power efficient early stopping
  • Parity check output
  • From 305 to 385 LUTs and 4 to 8 18KB BlockRAMs for Xilinx FPGAs
  • Available as EDIF and VHDL core for Xilinx FPGAs under SignOnce IP License. Custom ASIC, Intel/Altera, Lattice and Microchip/Microsemi/Actel FPGA cores available on request.
  • Free simulation software

Block Diagram

LCD03C block diagram

What’s Included?

  • All Licenses
    • EDIF Core for Virtex-II, Spartan-3, Virtex-4
    • VHDL Core for Virtex-5, Spartan-6, Virtex-6, 7-Series, UltraScale, UltraScale+
    • Test vector generator
  • ASIC License
    • VHDL ASIC Core

Specifications

Identity

Part Number
LCD03C
Vendor
Small World Communications
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Small World Communications
HQ: Australia
Small World Communications was started in January 1997 and is located in Adelaide, Australia. We specialise in error control decoder products for programmable gate arrays.
Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is CCSDS Rate 1/2 TC and TM LDPC Decoder?

CCSDS Rate 1/2 TC and TM LDPC Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP