AMBA APB Synthesizable Transactor
AMBA APB Synthesizable Transactor provides a smart way to verify the AMBA APB component of a SOC or a ASIC in Emulator or FPGA pl…
Overview
AMBA APB Synthesizable Transactor provides a smart way to verify the AMBA APB component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's AMBA APB Synthesizable Transactor is fully compliant with standard AMBA APB 3.0/4.0 Specification and provides the following features
Key features
- Compliant to ARM AMBA APB 3.0/4.0 protocol
- Supports AMBA APB Master, APB Slave
- Supports multiple slaves
- Supports all ARM AMBA APB 3.0/4.0 data and address widths
- APB3/APB4 common support
- Different transfer types including IDLE, WRITE and READ
- Unaligned address accesses
- Slave memory map support
- Unmapped address accesses
- Flexibility to send completely configured data
- Slave supports fine grain control of response per address or per transfer
- Programmable wait state insertion
- Programmable timeout insertion
- Programmable number of idle cycles
- Ability to inject errors during data transfer
- APB4 support
- In addition to APB3 support, APB4 supports the following features:
- Protected accesses
- Write strobe signal to enable sparse data transfer on the write data bus
- Supports FIFO memory
- Supports on-the-fly protocol and data checking
Block Diagram
Benefits
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
What’s Included?
- Synthesizable transactors
- Complete regression suite containing all the APB testcases
- Examples showing how to connect various components, and usage of Synthesizable Transactor
- Detailed documentation of all DPI, class, task and functions used in verification env
- Documentation contains User's Guide and Release notes
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
Frequently asked questions about Protocol Bridge IP cores
What is AMBA APB Synthesizable Transactor?
AMBA APB Synthesizable Transactor is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.