Vendor: Eureka Technology, Inc. Category: DDR

AMBA AHB Bus to SDRAM Controller

AMBA AHB Bus to SDRAM Controller

Contact Provider Request Datasheet
Controller View all specifications

Key features

  • SDRAM controller interfaces directly with AHB Bus and user interface.
  • Dual write buffer for simultaneous write posting and SDRAM access.
  • Dedicated read buffer with data width matching.
  • Early burst termination and CPU master busy on the AHB bus are supported.
  • Supports AHB bus data width of 8, 16 and 32 bits.
  • Zero wait state burst data transfer on both AHB interface and SDRAM.
  • Supports industrial standard SDRAM from 64Mbit to 256Mbit device sizes.
  • Pipeline access allows continuous data transfer without wasted cycle.
  • Fast page access on row address matching.
  • Independent row address matching for each of the 4 SDRAM banks.
  • Programmable SDRAM access timing parameters.
  • Automatic refresh generation with programmable refresh intervals.
  • Optimized for ASIC and FPGA implementations.
  • Differentiating Features
    • Multi port input.
    • Mobile DDR.
    • Multiple clock domain for user ports.
    • Multiple SoC and FPGA standard bus interface support (e.g. AHB-Lite, Avalon, PowerPc, Wishbone, SH4).
    • Different data with matching.

Block Diagram

EP504 block diagram

Specifications

Identity

Part Number
EP504
Vendor
Eureka Technology, Inc.
Type
Silicon IP
Controller / PHY
Controller

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Eureka Technology, Inc.
HQ: USA
Eureka Technology Inc. provides reusable IP cores for ASIC, PLD and system designs. These system level function cores are designed to:
  • Shorten Time-to-market
  • Eliminate Design Risks
  • Reduce Development Costs
As today's technologies evolve in a very fast pace, design engineers are constantly looking for ways to speed up the design cycle in order to have product in the market ahead of the competitions. The use of reusable IP cores in IC and system design has emerged as the methodology of choice to address the needs for rapid productization, fast prototyping and software/hardware co-development. Eureka Technology help design engineers stay in the forefront of this new design methodology by providing reusable IP cores. Our reusable IP cores are silicon proven and pre-verified to meet and exceed customer requirements. Design risk is virtually eliminated since each one of these cores has been fully tested and proven in real world applications. Since founded in 1993, Eureka Technology has established itself as a leading reusable IP core provider with customer base in the United States, Japan, and Europe. We have provided reusable IP cores to many market leaders in the computer, electronics and semiconductor industries. Our technologies have been incorporated into tens of million dollars' worth of products sold by our customers. We also have entered partnership agreements with leading silicon vendors to incorporate our reusable IP cores into their silicon products. However, our important partnership is the one with our customers and we would like to be the design partner for your next project.
Contact Eureka Technology, Inc.

Learn more about DDR IP core

Which DDR SDRAM Memory to Use and When

This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.

Frequently asked questions about DDR Interface IP

What is AMBA AHB Bus to SDRAM Controller?

AMBA AHB Bus to SDRAM Controller is a DDR IP core from Eureka Technology, Inc. listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP