Vendor: Dolphin Semiconductor Category: Standard Cell Libraries

6 track Ultra High Density standard cell library at TSMC 55 nm

Foundry Sponsored, TSMC 55 LeFP, SESAME uHD for ultra high-density logic design thanks to 6-track cells combined with pulsed latc…

Contact Provider Request Datasheet
TSMC 55nm GP Pre-Silicon View all specifications

Overview

Foundry Sponsored, TSMC 55 LeFP, SESAME uHD for ultra high-density logic design thanks to 6-track cells combined with pulsed latch cells acting as spinner cells (densest alternative to flip-flops).

Key features

  • Ultra High-Density
  • 7% up to 15% denser after P&R than standard 7-Track library
  • Hand tuned cells, designed with 6-Track for optimal area reduction
  • Pulsed latches as ?Spinner Cells? instead of flip-flops: for min. 30% gain in density
  • Metal 1 power rails
  • With smooth implementation
  • Pulse generation automated by the script for ?Insert pulse generation?
  • Spinner cell design minimizing hold time violations
  • Ideal for slow to medium speed logic blocks
  • Flexibility and ease of integration
  • Multi VTs (SVT, LVT and HVT MOS versions) to deliver optimal performance, power and area results
  • Support of CCS timing and power
  • Complete set of PVT corners including temperature inversion corners, multi VDD characterization, custom PVT support

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 55nm GP Pre-Silicon

Specifications

Identity

Part Number
SESAME-uHD-BTF_TSMC_55nm_eFlash_SVT
Vendor
Dolphin Semiconductor

Provider

Dolphin Semiconductor
HQ: France
Dolphin Semiconductor is a leading provider of semiconductor IP solutions, specializing in mixed signal IP design targeting markets such as Industrial, High-Performance Computing, Consumer Electronics, IoT and Automotive. Dolphin Semiconductor cutting-edge technology IPs in power management, high-quality audio, power metering, and design safety/robustness, allow their customers to accelerate design cycles, foster faster time-to-market and build products that address the challenges of any industry and support a more sustainable world. With a customer-centric approach, Dolphin Semiconductor provides exceptional support for successful project outcomes.
Contact Dolphin Semiconductor

Learn more about Standard Cell Libraries IP core

Methodology to lower supply voltage of standard cell libraries

Standard cells libraries are usually designed to operate at a specific value of supply voltage referred to as “nominal voltage”. This article details the performance trade-offs in terms of power consumption and speed when decreasing power supply voltage, as well as a methodology to determine the lowest value to use.

Breaking new energy efficiency records with advanced power management platform

The free lunch offered for decades by Moore’s law is now over and scaling down to the next technology node no longer offers the required energy efficiency gains. Design teams must now pursue their gains by deploying increasingly complex power management techniques to meet the demands of the new IoT markets.

Frequently asked questions about standard cell libraries

What is 6 track Ultra High Density standard cell library at TSMC 55 nm?

6 track Ultra High Density standard cell library at TSMC 55 nm is a Standard Cell Libraries IP core from Dolphin Semiconductor listed on Semi IP Hub. It is listed with support for tsmc Pre-Silicon.

How should engineers evaluate this Standard Cell Libraries?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Standard Cell Libraries IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP