Vendor: InCore Category: CPU

32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.

InCore Calcite is a 32/64 Bit RISC-V in-order, single-issue 5-stage pipelined micro-processor.

Contact Provider Request Datasheet

Overview

InCore Calcite is a 32/64 Bit RISC-V in-order, single-issue 5-stage pipelined micro-processor. Built on Incore's proprietary deep-customization stack for microarchitectural exploration, Calcite delivers an optimal balance between power and performance in an exceptionally small silicon footprint.

The Calcite core comes bundled as a compute subsystem, with integrated AMBA protocol interconnects (supports AXI4, AHB) and uncore components (PMU, debug, interrupt controllers etc).

Key features

  • An in-order 5-stage 64/32-bit processor
  • Supports RISC-V ISA: RV[64|32]IMAFDCSU [HBP]
  • Single issue
  • Targets mid-range compute systems: 500-800MHz
  • Supports RISC-V Linux, secure L4
  • Variants for low-power and high-performance
  • Positioned against ARM Cortex A5/A35
  • MMU and PMP support
  • Single and Double Precision Floating point units compliant with IEEE-754
  • Supports the OpenOCD based debug environment through JTAG
  • Non-invasive Debug architecture

Block Diagram

Calcite block diagram

Benefits

  • Configurability
    • Over 2000 optimal design points
    • Custom RISC-V extensions supported
  • Time to Market
    • Compute subsystem (core, interconnect, uncore) to quick-start SoC development
  • PPA
    • Industry-beating performance and area

Applications

  • Linux Devices
  • Consumer Electronics
  • IoT
  • Wearables
  • Terminals
  • Multimedia
  • IP Camera
  • Storage Controllers
  • Mixed Signal Embedded

What’s Included?

  • RTL (Verilog)
    • Fully synthesizable
    • Human-readable
  • Documentation:
    • Datasheet
    • User Guide
    • Integration Guide
    • Architecture Reference Guide
    • Programmer's Guide
  • Hardware Development Kit (HDK):
    • FPGA: Xilinx bitstream
    • Verification test suites
    • ASIC: Synthesis and Constraints scripts
  • Software Toolchain:
    • GCC Cross Compiler
    • GDB
    • Open OCD
    • Assembler
    • Disassembler
    • Linker
    • Instruction Set Simulator

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Calcite
Vendor
InCore

Provider

InCore
HQ: India
InCore Semiconductors is a RISC-V processor IP provider. We build fully customizable RISC-V cores to create high-performance, low-power, and cost-effective solutions for a variety of embedded applications.
Contact InCore

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.?

32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA. is a CPU IP core from InCore listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP