Vendor: Sifive, Inc. Category: CPU

Performance P550 Gen 3

The SiFive Performance™ P500 application processor features a thirteen-stage, triple-issue, out-of-order pipeline compatible with…

Contact Provider Request Datasheet
RISC-V 64-bit View all specifications

Overview

The SiFive® Performance™ P550 Gen 3 brings fully out-of-order support coupled with support for the most comprehensive set of RVB23 profiles to the consumer and commercial segments.

Now with a common set list of extensions to target, broad SW development will be far easier, including the H-extension for Hypervisor/Virtualization support.

Versus the P570 Gen 3, the P550 Gen 3 offers area savings for applications that do not require vector compute acceleration or the latest Linux/Android operating system support.

Key features

CORE SPECIFICATIONS SUPERSCALAR PROCESSING

  • 64-bit RISC-V ISA, three-issue out-of-order pipeline
  • Virtual memory modes supported: sv39, sv48 and sv57
  • Linux capable applications processor with MMU and 3 level cache hierarchy

MULTI-CORE CONFIGURATIONS, UP TO 16 CORES

  • Up to 4 cores/cluster with up to 4 clusters
  • Cluster-level shared L3 and optional shared L2 cache
  • SiFive Advanced Interrupt Controller: Wired interrupts and MSIs
  • Expanded security with PMP, HCA
  • Cluster-level power gating, WFI , Power Dial, vector power capping

Block Diagram

Click to open fullscreen

Benefits

EFFICIENT PERFORMANCE

P550 scalar core delivers industry leading compute per mm2 with big performance and ISA gains since P550 Gen 1.

LOW POWER

P550 microarchitecture efficiently leverages the efficient RISC-V ISA to deliver low dynamic power required for energy efficient use cases. Extensive controls are now available for fine-grain power management.

CONFIGURABILITY

SiFive enables customers to build P550 cores that are configurable and tailored to their applications and PPA needs supporting deep configurability and multiple process node selections.

Applications

  • The P550 is ideal for a broad range of applications, spanning consumer, IOT and enterprise infrastructure.
  • The P550 is suited for a range of Smart Home applications including smart doorbell, smart home smart assistant, smart thermostat, set-top boxes and smart TVs.
  • P550’s efficient PPA and balanced throughput also services use cases for Smart Nic, system controls.

Specifications

Identity

Part Number
Performance P550 Gen 3
Vendor
Sifive, Inc.
Type
Silicon IP

Compute

CPU Architecture
RISC-V
Word Length
64-bit

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Sifive, Inc.
HQ: USA
SiFive brings the power of the open source RISC-V ISA combined with innovations in CPU IP to the semiconductor industry, making it possible to develop domain-specific silicon faster than ever before. With its OpenFive business unit, the industry leaders in domain-specific silicon, SiFive is accelerating the pace of innovation for businesses large and small.
Contact Sifive, Inc.

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is Performance P550 Gen 3?

Performance P550 Gen 3 is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP