Vendor: Sifive, Inc. Category: CPU

8-stage, dual-issue, highly efficient in-order pipeline compatible with the RISC-V RV64GCV ISA

The SiFive Performance P270 is an 8-stage, dual-issue, efficient in-order pipeline compatible with the RISC-V RV64GCV ISA.

Contact Provider Request Datasheet

Overview

The SiFive Performance P270 is an 8-stage, dual-issue, highly efficient in-order pipeline compatible with the RISC-V RV64GCV ISA. With full support for the RISC V Vector Extension v 1.0RC, and combined with the SiFive Recode utility, which translates existing SIMD software from popular legacy architectures to RISC-V Vector assembly code, the P270 is an ideal replacement for dated SIMD architectures.

Key features

  • 256-bit vector length processor
    • Variable length operations, up to 256-bits of data per cycle, with dynamic vector length configuration
    • Ideal balance of control and data parallel compute
  • Performance
    • 5.75 CoreMarks/MHz
    • 3.25 DMIPS/MHz
    • SpecINT 2K6 = 4.6
  • Scalar processing built from U7 series core
    • Multi-layer Caching support for optimum data movement
    • Stride Prefetcher
    • Virtual memory support, up to 48-bit addressing
  • High performance, flexible connectivity to SoC peripherals
  • Multi-core processor configuration with up to 4-cores
  • Implements RISC-V Vectors v1.0-rc version
  • Dual issue scalar unit runs concurrently with vector unit
  • Key vector unit attributes
    • VLEN = 256. DLEN = 128 (datapath width). ELEN = 64 (datatypes)
    • Separate memory and ALU pipelines for concurrent operation
    • Vector operations, decoded and Queued in Vector Unit for parallel operation of Scalar and Vector units
  • Vector ALU
    • 128b ALU can perform 2x64b, 4x32b, 8x16b, 16x8b ops/cycle
    • Integer and Floating point data types supported
  • Vector Loads/Stores are 128b/cycle
    • L2 cache treated as primary memory
    • Load from L1 cache, initiates L2 cache load in parallel, minimizing L1 cache miss impact

Block Diagram

Performance P200 block diagram

What’s Included?

  • RTL Evaluation
  • Test Bench RTL
  • Software Development Kit
  • FPGA Bitstream
  • Documentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Performance P200
Vendor
Sifive, Inc.

Provider

Sifive, Inc.
HQ: USA
SiFive brings the power of the open source RISC-V ISA combined with innovations in CPU IP to the semiconductor industry, making it possible to develop domain-specific silicon faster than ever before. With its OpenFive business unit, the industry leaders in domain-specific silicon, SiFive is accelerating the pace of innovation for businesses large and small.
Contact Sifive, Inc.

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is 8-stage, dual-issue, highly efficient in-order pipeline compatible with the RISC-V RV64GCV ISA?

8-stage, dual-issue, highly efficient in-order pipeline compatible with the RISC-V RV64GCV ISA is a CPU IP core from Sifive, Inc. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP