Vendor: Certus Semiconductor Category: Multi-Protocol PHY

2Gbps LVDS/SVLS Combo Transceiver in TSMC 16nm

A 2Gbps differential transceiver.

Contact Provider Request Datasheet
TSMC 16nm View all specifications

Overview

A 2Gbps differential transceiver. Dynamically select between LVDS or SLVS with selectable on-die termination and pre-emphasis.

AD_SLVS_LVDS is a highly configurable 2Gbps transceiver for LVDS or SLVS interfaces. With features like dynamic interface selection, on-die termination and pre-emphasis, this I/O is flexible enough for any system. To compliment this I/O, the vendor also offers a accompanying silicon-proven ESD and GPIO pad library in TSMC 12/16nm. This I/O provides 2kV HBM protection but can be extended up to 8kV upon request.

Operating Conditions

Parameter Value
VDDIO 1.8V
Core VDD 0.8V
Tj -40C to 125C

 

Key features

  • Dynamically select between SLVS or LVDS
  • 2Gpbs transmit and receive modes
  • Available 100  on-die termination
  • Selectable pre-emphasis for high speeds at heavier loads
  • 2kV+ HBM protection, +500V CDM protection
  • Input and output enable/disable

Block Diagram

AD_LVDS_SLVS block diagram

Silicon Options

Foundry Node Process Maturity
TSMC 16nm 16nm 160 nm —

Specifications

Identity

Part Number
AD_LVDS_SLVS
Vendor
Certus Semiconductor
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Certus Semiconductor
HQ: United States
Certus Semiconductor has assembled several of the world’s foremost experts in IO and ESD design to offer our clients the ability to affordably tailor their IO libraries into the optimal fit for their products. Certus is offering the semiconductor industry a unique approach to custom IO libraries, including tailored IO designs, and ESD solutions based on simulations leveraging specialized silicon ESD models. In addition to offering fast turnaround custom IO designs, Certus offers independent ESD design, review and debug services. Through partnerships, Certus is also able to provide ESD testing & TLP support.
Contact Certus Semiconductor

Learn more about Multi-Protocol PHY IP core

How a 16Gbps Multi-link, Multi-protocol SerDes PHY Can Transform Datacenter Connectivity

Increasingly, more of the focus on mobile has centered around cloud datacenters and the networking to get the data back and forth between these datacenters and the mobile device. Functions like voice recognition and mapping depend on the ability to split the functionality between the smartphone, for local processing like encryption and compression, and the back end, where a large number of servers can do the heavier lifting before returning the results.

One PHY, Zero Tradeoffs: Multi-Protocol PHY for Edge AI Interface Consolidation

The Cadence 10G multi-protocol PHY was architected to address this exact challenge. Designed to scale across multiple process nodes, it consolidates PCI Express (PCIe), USB, DisplayPort, Ethernet, and other interfaces into a single, compact, silicon-efficient block. What sets it apart is simultaneous multi-protocol support, which enables multiple data paths without duplicating hardware, requiring extra board connectors, or paying the area and power penalty of separate IP blocks.

Frequently asked questions about Multi-Protocol PHY IP cores

What is 2Gbps LVDS/SVLS Combo Transceiver in TSMC 16nm?

2Gbps LVDS/SVLS Combo Transceiver in TSMC 16nm is a Multi-Protocol PHY IP core from Certus Semiconductor listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Multi-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP