Vendor: Faststream Technologies Category: Arithmetic Units

18-Bit Pipeline DSP Slice IP

The 18-bit Pipeline DSP slice IP Core provides the best utilization of device resources like memory, I/O, processor and clock.

Contact Provider Request Datasheet

Overview

The 18-bit Pipeline DSP slice IP Core provides the best utilization of device resources like memory, I/O, processor and clock. It is based on pipelining technique which uses instruction level parallelism within a single processor.
 

Key features

  • Timing resolution: 80ps
  • Operating frequency range: 160MHz – 700 MHz
  • Lock time: 11 cycles
  • Generates user configurable precise phase shifts from 00 to 3600 with a resolution of 10
  • Delays multiple periodic or aperiodic signals independent of voltage and temperature.

Block Diagram

FST-DSP-SLC IP block diagram

Benefits

  • It support many independent functions, including multiplier, multiplier accumulator (MAC), multiplier-adder, higher bit adder, 3-input adder, barrel shifter, wide bus multiplexers, magnitude comparator, and counter. It also supports connecting multiple DSP slices IP Core to form wide math functions, DSP filters, and complex arithmetic. The architectural highlights of 18-bit Pipeline DSP slice IP core are as follows:

Specifications

Identity

Part Number
FST-DSP-SLC IP
Vendor
Faststream Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Faststream Technologies
HQ: USA
Faststream Technologies is a rapidly growing Product Engineering services company headquartered in Los Angeles, USA, with Design and Development Center in Bangalore, India. Faststream develops, delivers and supports ASIC/FPGA design Verification, SoC, Hardware Design, Embedded Software and leading mixed signal IP solutions. The current product portfolio includes energy-efficient and low-area SERDES, PVT sensors, ultra low-jitter clocks, memory interfaces and I/O’s, available on our manufacturing process. Our Customers’ requisition span includes high-volume consumer products, energy-efficient servers and advanced telecommunications equipment - all leveraging Faststream Technologies is highly transformed IP products. Founded in 2008, Faststream Technologies has become one of the leading suppliers of mixed-signal IP with a stature for facile and authentic integration into a customized SOCs. Our products include different IP like Analog data acquisition controller IP, Multi-Protocol Synchronous Serial Engine IP,18-bit Pipeline DSP Slice IP Core, Precision Time Protocol IP, AXI-USB 2.0 Device IP, Improved ADC IP etc .Fasstream flourished on Posit Based-Processor, Ethernet CAN to ALDL Bridge,Ethernet Filters for Digital PID Control loop Algorithms for EMA's and Precision Time Protocol on Automotive Ethernet. Our offerings encompasses markets including Data Center (Compute, Storage and Networking); Wireless/5G and Wired Communications; Automotive/ADAS; Emulation & Prototyping; Aerospace & Defense; Industrial Scientific & Medical, IoT and others.
Contact Faststream Technologies

Learn more about Arithmetic Units IP core

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach

In today’s fast-paced silicon industry, hardware design is under constant pressure to innovate, iterate, and ship faster. Traditional Register Transfer Level (RTL) design processes—though foundational—are time-consuming, error-prone, and heavily reliant on manual expertise. With growing design complexity and shrinking time-to-market, the need for automation in digital design is more critical than ever.

LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage

Given the prominence of the LTE protocol in wireless devices, it is surprising that there are very few DFT FPGA circuit implementations from which to choose. This is likely due to the complexity of the circuit, which must accommodate run-time choice of many and large non-power-of-two transforms, requiring multiple radices for efficient DFT calculation.

FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus

DLX is an open source microprocessor, it’s free and it has never been implemented in a commercial ASIC (Application Specific Integrated Circuit) design. The objective of this project is to use the DLX microprocessor implemented with Wishbone bus interface for a SoC (System-on-Chip) design.

Frequently asked questions about Arithmetic Unit IP cores

What is 18-Bit Pipeline DSP Slice IP?

18-Bit Pipeline DSP Slice IP is a Arithmetic Units IP core from Faststream Technologies listed on Semi IP Hub.

How should engineers evaluate this Arithmetic Units?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Arithmetic Units IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP