Vendor: Small World Communications Category: Channel Coding

1024 State 3GPP2 Viterbi Decoder

The VA10V is a 1024 state error control decoder using the maximum likelihood Viterbi algorithm.

Contact Provider Request Datasheet

Overview

The VA10V is a 1024 state error control decoder using the maximum likelihood Viterbi algorithm. The decoder is designed to decode 3GPP2 Reverse Traffic Channel encoded data as well as other custom coding solutions.

Key features

  • 1024 state (constraint length 11) 3GPP2 compatible Viterbi decoder
  • Up to 258 MHz internal clock
  • Up to 14.4 Mbit/s
  • Rate 2/3, 1/2, 1/3 or 1/4
  • Optional or standard code polynomials
  • 8–bit signed magnitude or two's complement input data
  • Optional continuous, terminated (1 to 246 data bits) or tail-biting (32 to 256 data bits) decoding
  • Estimated channel bit error outputs
  • Optional serial (continuous only) or parallel data input
  • Optional automatic synchronisation for rate 1/2 QPSK and rate 1/2 to 1/4 BPSK
  • LUTs: Virtex–4 8342, Virtex–5 7292, Virtex–6 7294, Spartan–6 7287, Artix–7 7306, Kintex–7 7605. 16 16Kb BlockRAMs.
  • Asynchronous logic free design
  • Free simulation software
  • Available as EDIF core and VHDL simulation core for Xilinx Virtex-II, Spartan-3, Virtex-4, Virtex-5, Virtex-6, Spartan-6 and 7 Series FPGAs under SignOnce IP License. Actel, Altera and Lattice FPGA cores available on request.
  • Available as VHDL core for ASICs

What’s Included?

  • All Licenses
    • EDIF Core
    • VHDL Simulation Core
    • Test vector generator
  • ASIC License
    • VHDL ASIC Core

Specifications

Identity

Part Number
VA10V
Vendor
Small World Communications
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Small World Communications
HQ: Australia
Small World Communications was started in January 1997 and is located in Adelaide, Australia. We specialise in error control decoder products for programmable gate arrays.
Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 1024 State 3GPP2 Viterbi Decoder?

1024 State 3GPP2 Viterbi Decoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP