Synopsys与TSMC共同开发7nm FinFET製程的介面(Interface)及基础(Foundation)IP
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- TSMC认证Synopsys IC Compiler II适合10-nm FinFET生产，并开始7-nm工艺的初步设计
- GLOBALFOUNDRIES提供业界技术领先的高性能的7nm FinFET工艺
- Synopsys与台积电合作开发基于7nm FinFET工艺的接口及基础IP
- Cadence与TSMC为移动和高性能计算平台提升7nm FinFET设计