Synopsys与TSMC共同开发7nm FinFET製程的介面(Interface)及基础(Foundation)IP
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- TSMC认证Synopsys IC Compiler II适合10-nm FinFET生产，并开始7-nm工艺的初步设计
- GLOBALFOUNDRIES提供业界技术领先的高性能的7nm FinFET工艺
- Synopsys与台积电合作开发基于7nm FinFET工艺的接口及基础IP
- Cadence与TSMC为移动和高性能计算平台提升7nm FinFET设计