Memory Trends for Automotive Markets
Priya Balasubramanian, Cadence
Vendor:
Xilinx, Inc.
Category:
Vision Subsystem
Video Processing Subsystem
The Xilinx® Video Processing Subsystem provides configurable video processing pipe handling resolutions up to 4K.
Overview
The Xilinx® Video Processing Subsystem provides highly configurable video processing pipe handling resolutions up to 4K. The subsystem is Xilinx’s next generation video processing solution to the VIPP set of video and image processing functions. Video processing subsystem provides optimized hardware implementation for 4K and lower resolutions. The subsystem features, motion adaptive deinterlacer, scaler, color space conversion, chroma resampler and a video buffer and performs out of the box format conversion functions.
Key features
- AXI Stream input and output interface
- Video resolutions up to UHD@60 fps (both at input & output interface)
- Features high quality Multi-tap poly-phase Scaler, Motion adaptive deinterlacer, Color space conversion, Chroma resampling, Letter box functions
- Subsystem can be configured down to perform specific individual function
- Video encoding RGB 4:4:4, YUV4:4:4, YUV 4:2:2 and YUV 4:2:0)
- Deep color support (24, 30, 36 and 48-bits per pixel).
- Frame Rate Conversion
- Two or four pixel-wide video interface.
- Delivered with SW driver with well-defined API functionality for control through AXI4-lite
- Auto configuration of the processing pipe based on input and output stream properties
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
Video Processing Subsystem
Vendor
Xilinx, Inc.
Type
Silicon IP
Provider
Xilinx, Inc.
HQ:
USA
Learn more about Vision Subsystem IP core
Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
Skymizer Reduces Verification Cycles for AI Accelerator IP Development by 33% with Synopsys HAPS Prototyping
With artificial intelligence (AI) being used for a growing number of use cases in an expanding set of industries, semiconductor providers face immense pressure to keep pace with rising workload complexity and specialization. From real-time language processing to vision-based applications and instruction-driven models, AI workloads require silicon solutions that are not only powerful but also efficient, optimized for specific use cases, and able to scale with the extension of AI infrastructure.
Introducing the MIPS Atlas Portfolio for Physical AI
Physical AI will enable the next generation of autonomous robots to sense the world around them, think to create a plan based on their role and situational understanding, and act to implement that plan.
Common Tensilica Software Stack Delivers Best-In-Class Edge AI Performance
TIP SMitra, Cadence
A Hybrid Subsystem Architecture to Elevate Edge AI
The world of artificial intelligence is moving beyond the cloud and into our everyday devices from smart sensors to robotics and AR/VR headsets.
Frequently asked questions about vision subsystem IP cores
What is Video Processing Subsystem?
Video Processing Subsystem is a Vision Subsystem IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Vision Subsystem?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Vision Subsystem IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.