Vendor: Synopsys, Inc. Category: High-Speed

TSMC 5nm LVDS IO 1.5V MS add-on

Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for da…

Contact Provider Request Datasheet
TSMC 5nm N5 View all specifications

Overview

Synopsys Low Voltage Differential Signaling (LVDS) IO library is a high-frequency interface that uses differential signals for data transmission. A few typical LVDS IO applications are in display monitors, printers, high-speed clock transfers, and high-speed SERDES. Synopsys LVDS IO library is used to build an LVDS-based interface for high-speed interconnect applications. This library is designed to optimize IO performance with a core voltage of 0.75 V and supports an IO supply voltage of 1.2V/1.5 V. The library contains a transmitter, a receiver, and a bandgap reference circuit that is used to supply the current reference for the transmitter/receiver. The LVDS IO library is compatible with the IEEE standard 1596.3-1996 and TIA/EIA - 644 -A.

Key features

  • Maximum operating speed: up to 3.4GBPS
  • Compatibility with TIA/EIA - 644-A for greater interoperability
  • Loop back option supported for both Pre/Post driver in LVDS TX
  • HBM 2KV, CDM 500V (up to 7A)
  • Silicon validated IP
  • Automotive G1/G2 supported, ASIL-B certified
  • Designed to support multiple metal stack options
  • Support for flip-chip & wirebond packaging

Silicon Options

Foundry Node Process Maturity
TSMC 5nm N5 —

Specifications

Identity

Part Number
dwc_io_ts5ff_af_1p5v_lvds_ms
Vendor
Synopsys, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about High-Speed IP core

PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions

Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.

Frequently asked questions about High-Speed I/O Pad IP

What is TSMC 5nm LVDS IO 1.5V MS add-on?

TSMC 5nm LVDS IO 1.5V MS add-on is a High-Speed IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this High-Speed?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this High-Speed IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP