Tessent Static Instrumentation
The Tessent Embedded Static Instrumentation module provides a nonintrusive mechanism for code instrumentation.
Overview
The Tessent Embedded Static Instrumentation module provides a nonintrusive mechanism for code instrumentation. Software engineers can insert watchpoints in the code that trigger messages on Tessent Embedded Analytics subsystem. This enables execution flow debug, as well as more sophisticated uses such as collecting software instrumentation trace data from operating system APIs. Embedded software can pass data to a debug host as well as causing real-time events to cross trigger with other Tessent Embedded Analytics modules.
All Tessent Embedded Analytics monitors (IPs), can be accessed via a dedicated, secure communication infrastructure. Non-intrusive debug and monitoring using an off-chip host or debugger is facilitated through USB 2, USB 3, JTAG, or Aurora interfaces. Embedded software can drive the system via an AXI interface to create a self-contained on-chip monitoring system.
Key features
- Provides a communication path for embedded software to pass data to the debug host for analysis and visualization
- Watchpoints can be inserted in software with minimal effect on runtime code
- Can pass out parameters from SoC to debugger when a watchpoint is reached. This increases visibility and makes it possible to pass out larger data structures without calling on trace
Benefits
- Accelerate SoC debug and SW development
- Identify and resolve hard-to-identify bugs significantly faster compared to traditional software-only solutions
- Root-cause performance degradations and memory corruption
- Better visibility and analytics
- Integrated part of the Tessent Embedded Analytics whole system solution
What’s Included?
- Parameterized soft core (Verilog RTL)
- Available UVM verification IP
- Optional Tessent SystemInsight IDE software
- Optional Tessent Embedded SDK software development kit
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about Debug Trace IP core
Introducing the Akeana 1000 Series Processors
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
Imagination DXTP GPU IP: Accelerating Games and AI Apps All. Day. Long.
Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
RISC-V International N-Trace Technical Group Milestone
Frequently asked questions about Debug Trace IP
What is Tessent Static Instrumentation?
Tessent Static Instrumentation is a Debug Trace IP core from Siemens Tessent Embedded Analytics listed on Semi IP Hub.
How should engineers evaluate this Debug Trace?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Debug Trace IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.