AMBA ATB Assertion IP
AMBA ATB Assertion IP provides a smart way to verify the AMBA ATB component of a SOC or an ASIC.
Overview
AMBA ATB Assertion IP provides a smart way to verify the AMBA ATB component of a SOC or an ASIC. The SmartDV's AMBA ATB Assertion IP is fully compliant with standard AMBA ATB 1.0/1.1 Specification.
AMBA ATB Assertion IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
AMBA ATB Assertion IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Specification Compliance
- Compliant to ARM AMBA 3 ATB (ATB v1.0) and AMBA 4 ATB (ATB v1.1) Protocol.
- Supports all ARM AMBA ATB data, byte and ID widths.
- Supports Flow control and Flushing
- Supports for ATB1.1 Synchronization Request and triggering operations.
- Assertion IP features
- Assertion IP includes:
- System Verilog assertions
- System Verilog assumptions
- System Verilog cover properties
- Synthesizable Verilog Auxiliary code
- Support Master mode, Slave mode, Monitor mode and Constraint mode.
- Supports Simulation mode (stimulus from SmartDV ATB VIP) and Formal mode (stimulus from Formal tool).
- Rich set of parameters to configure ATB Assertion IP functionality.
Block Diagram
Benefits
- Runs in every major formal and simulation environment.
What’s Included?
- Detailed documentation of Assertion IP usage.
- Documentation also contains User's Guide and Release notes.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about Debug Trace IP core
Introducing the Akeana 1000 Series Processors
Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
Imagination DXTP GPU IP: Accelerating Games and AI Apps All. Day. Long.
Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
RISC-V International N-Trace Technical Group Milestone
Frequently asked questions about Debug Trace IP
What is AMBA ATB Assertion IP?
AMBA ATB Assertion IP is a Debug Trace IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this Debug Trace?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Debug Trace IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.