Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Zipcores Electronic Systems Engineering S.L.
Category:
Filters Transforms
Sine Function
SIN_X calculates the sine of an angle.
Overview
SIN_X calculates the sine of an angle. It has a fully pipelined architecture and uses fixed-point mathematics throughout. Input values are accepted as 16-bit unsigned values in the range 0 to π/2. Output values are 16-bit unsigned values in the range 0 to 1. For input values greater than π/2, the output saturates to 1.0. Both input and output values are in [16 15] format with 1 integer bit and 15 fraction bits. As an example the input value 0xC000 would signify the value 1.5.
Internally, the function uses a 2nd order polynomial of the form:
y = ax2 + bx + c
The coefficients a, b and c dynamically change with respect to the input value in order to generate a more accurate approximation. The output result is accurate to within 0.0002.
Values are sampled on the rising clock-edge of clk when en is high. The function has a 3 clock-cycle latency.
Key features
- Synthesizable, technology independent VHDL Core
- Function y = sin(x)
- Input range 0 ≤ x ≤ π/2 (Quarter wave)
- Output range 0 ≤ y ≤ 1
- Based on a quadratic polynomial with dynamic coefficients
- Input values as 16-bit unsigned fractions
- Output values as 16-bit unsigned fractions in radians
- Accurate to within 0.0002
- High-speed fully pipelined architecture
- 3 clock-cycle latency
Block Diagram
SIN_X block diagram
Applications
- Fixed-point mathematics
- Quadrature signal generation in digital communications
- Alternative to using a 65536 x 16-bit LUT (128kbytes)
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
SIN_X
Vendor
Zipcores Electronic Systems Engineering S.L.
Type
Silicon IP
Provider
Zipcores Electronic Systems Engineering S.L.
HQ:
Spain
Zipcores design and sell IP Cores for implementation on all semiconductor devices. Founded in 2008, we are a team of experienced Engineers with a broad knowledge of digital hardware design spanning various fields. Our specific areas of expertise include Digital Video, DSP, Digital Modulation and high-speed interfaces.
We offer a wide range of IP Cores for a variety of applications from basic building blocks to more complex systems. Our cores are supplied as clear readable VHDL or Verilog source-code and are synthesizable across multiple technologies - whether it be FPGA, ASIC or SoC.
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Sine Function?
Sine Function is a Filters Transforms IP core from Zipcores Electronic Systems Engineering S.L. listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.