Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Nuclei System Technology
Category:
Filters Transforms
FFT Algorithm Accelerator
The Fast Fourier Transforms (FFT) are an efficient class of algorithms for digital computation of the Discrete Fourier Transform …
Overview
The Fast Fourier Transforms (FFT) are an efficient class of algorithms for digital computation of the Discrete Fourier Transform (DFT). During signal processing, the time domain and frequency domain information of the signal can be collected and analyzed.
Key features
- Support transform point sizes n = 2^m, m = 4 ~ 12
- Support 16-bit and 32-bit fixed-point data formats
- Support bus max transmission width 64bit
- Support Radix-2 Decimation-In-Time (DIT) and Decimation-In-Frequency (DIF) FFT, IFFT algorithms
- Support Rounding and truncation saturation after the butterfly, to prevent overflow
- Support three types of input data array: imaginary part and real part (IRIR), Real numbers first and imaginary numbers later(RnIn), only real part (_R_R), real part and imaginary part separation(RR,II)
- Support single-port local SRAM cache, and the bus can independently access the SRAM function
- Support acceleration of external functions similar to computational units, such as scale, complex mul, real mul,offset, etc
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
FFT
Vendor
Nuclei System Technology
Type
Silicon IP
Provider
Nuclei System Technology
HQ:
China
Nuclei System Technology is a top RISC-V processor IP vendor based in China . Nuclei is dedicating to develop configurable low-power and high-performance 32/64-bit RISC-V processors and related solutions for AIoT applications.
Nuclei has developed several series products to address the full range of embedded system applications, including N100, N200, N300, N/NX/UX 600, with extensible and security features. We have collaborated with many well-known companies for silicon-proven solutions, e.g. the first RISC-V general MCU - GDVF103 with GigaDevice.
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is FFT Algorithm Accelerator?
FFT Algorithm Accelerator is a Filters Transforms IP core from Nuclei System Technology listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.