Vendor: 10xEngineers Category: CPU

RISC-V Debug & Trace IP

10xEngineers Debug & N-Trace IP delivers a unified Debug + Trace solution that provides full-system visibility with low overhead …

Contact Provider Request Datasheet

Overview

10xEngineers Debug & N-Trace IP delivers a unified Debug + Trace solution that provides full-system visibility with low overhead and multi-hart awareness. Standards-compliant debug, real-time trace, and flexible triggering significantly reduce bring-up time and simplify system integration.

Why Choose 10xEngineers Debug & N-Trace IP?

The 10xEngineers Debug & N-Trace IP is designed to give engineering teams a complete, high-performance, and easy-to-integrate solution for debugging and tracing multi-core RISC-V SoCs—from early bring-up through post-silicon validation.

Key features

Debug Features

  • Fully compliant with RISC-V Debug v1.0
  • Hart groups with independent reset support
  • Secure authentication and access control
  • System Bus Access (SBA) for memory inspection
  • External trigger support for advance debugging & event capture

Trace Features

  • IEEE-5001 Nexus standard compliance
  • Support for both BTM & HTM trace modes
  • Multi hart tracing with timestamp support
  • On-chip & off-chip trace storage options
  • Event driven trace with configurable filters and compare units

Block Diagram

RISC-V Debug & Trace IP block diagram

Benefits

  • Specification Compliance: Fully compliant with Debug Spec v1.0 and N-Trace Spec v1.0, ensuring interoperability with standard tools and workflows.
  • Full Multi-Hart Visibility: Halt, step, and inspect multiple harts simultaneously for comprehensive execution insight.
  • Non-Intrusive, Real-Time Trace: Capture instruction execution with minimal impact on core performance.
  • Flexible Interfaces: APB and AXI interfaces simplify configuration and access to debug and trace registers.
  • Scalable Multi-Core Support: Debug and trace multiple RISC-V cores concurrently with independent control and status monitoring.
  • SoC-Optimized Design: Low silicon overhead and power-efficient architecture, ideal for embedded and SoC environments.
  • Optional Trigger Integration: Integrate with hardware triggers for precise, event-driven trace capture.
  • Faster Development Cycles: Reduce debug iterations and simplify post-silicon validation to accelerate time to market.
  • Highly Configurable: Configurable triggers, filters, and feature sets to match your SoC’s exact requirements.
  • Fully Verified IP: Extensively verified to ensure predictable behavior and low integration risk.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
RISC-V Debug & Trace IP
Vendor
10xEngineers

Provider

10xEngineers
HQ: USA
At 10xEngineers, we specialize in providing top-tier solutions tailored to meet the unique needs of your hardware business. With a well-trained offshore team known for delivering high-quality, innovative work, we’re committed to empowering your business to thrive in today’s competitive landscape.
Contact 10xEngineers

Learn more about CPU IP core

Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era

For the first time in our more than 35-year history, Arm is delivering its own silicon products – extending the Arm Neoverse platform beyond IP and Arm Compute Subsystems (CSS) to give customers greater choice in how they deploy Arm compute – from building custom silicon to integrating platform-level solutions or deploying Arm-designed processors.

Encarsia: Evaluating CPU Fuzzers via Automatic Bug Injection

Hardware fuzzing has recently gained momentum with many discovered bugs in open-source RISC-V CPU designs. Comparing the effectiveness of different hardware fuzzers, however, remains a challenge: each fuzzer optimizes for a different metric and is demonstrated on different CPU designs.

Pie: Pooling CPU Memory for LLM Inference

Pie maintains low computation latency, high throughput, and high elasticity. Our experimental evaluation demonstrates that Pie achieves optimal swapping policy during cache warmup and effectively balances increased memory capacity with negligible impact on computation. With its extended capacity, Pie outperforms vLLM by up to 1.9X in throughput and 2X in latency. Additionally, Pie can reduce GPU memory usage by up to 1.67X while maintaining the same performance. Compared to FlexGen, an offline profiling-based swapping solution, Pie achieves magnitudes lower latency and 9.4X higher throughput.

Frequently asked questions about CPU IP cores

What is RISC-V Debug & Trace IP?

RISC-V Debug & Trace IP is a CPU IP core from 10xEngineers listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP