Amplifier linearization promotes efficiency in multi-carrier WCDMA basestation
Amplifier linearization promotes efficiency in multi-carrier WCDMA basestation
Vendor:
NTLab
Category:
Amplifier
Programmable gain amplifier
250iHP_PGA_01 is a programmable gain amplifier (PGA) with low-pass filter (LPF).
Overview
250iHP_PGA_01 is a programmable gain amplifier (PGA) with low-pass filter (LPF). The block consists of 2 amplification stages with tunable (5-bit control) gain from 0 to 40dB. Both stages have single-ended input and output and produce max 20dB gain each. Gain can be set by the digital code GC<4:0>. Internal LPF is targeting 15 kHz cut-off frequency. Cut-off frequency adjustment can be held by changing of BW1<3:0> and BW2<3:0> inputs for 1st and 2nd amplifiers respectively. DC offset adjustment can be held by setting of OFFSET1<3:0> and OFFSET2<3:0> inputs. The IP features are low power consumption and compact area.
Key features
- iHP SG25H4 SiGe BiCMOS 0.25 um
- 2.5 V supply voltage
- Gain range 0…40 dB (5-bit control)
- Low current consumption: 0.5mA
- Compact die area: 0.373 mm2
Block Diagram
250iHP_PGA_01 block diagram
Applications
- AGC systems
- Gain control systems
- Receivers
What’s Included?
- Schematic or NetList
- Abstract view (.lef and .lib files)
- Layout (optional)
- Verilog behavior model
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Specifications
Identity
Part Number
250iHP_PGA_01
Vendor
NTLab
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
NTLab
HQ:
Lithuania
NTLab is a vertically integrated microelectronics design center. It has 70+ experienced and qualified engineers.
NTLab specializes in the designing of mixed-signal and RF ICs and Systems-on-Chip. It has a wide range of own silicon-verified IP blocks: processor cores, interfaces, analog and high-frequency PHYs, etc., thus allowing customized design to be fast and predictable. In-company unique combination of competences in digital, analog and RF circuits and embedded software enables NTLab to participate in the projects that require deep research and utilize most sophisticated and advanced techniques: multi-system GPS/GLONASS/Galileo/BeiDou/NavIC(IRNSS)/QZSS/SBAS navigation, RF ID, wireless communications, etc. All designed ICs are provided with test and development tools, as well as with reference software.
NTLab offers a wide range of silicon proven analog/mixed-signal IPs in 0.35µm, 0.25 µm, 0.18 µm, 0.13 µm, 0.09 µm, 65nm, 55nm, 40nm, 28nm, 22 nm CMOS and SiGe BiCMOS processes. These IPs are suitable for devices targeted both consumer and industrial markets.
Most of these IPs have been proven in silicon on the foundries: Samsung, UMC, GlobalFoundries, SMIC, VIS, Tower, X-FAB, iHP, AMS, SilTerra, STMicroelectronics, Winfoundry.
Learn more about Amplifier IP core
Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
GF’s comprehensive RF portfolio, including our industry-leading RFSOI, SiGe, 22FDX+ and RF GaN platforms, is purpose-built to push the boundaries of what’s possible in connectivity, but we’re not doing it alone. Together with innovative partners like Falcomm, we’re moving the industry forward, providing our customers with cutting-edge solutions to enhance performance, power and integration and create connected technologies with higher signal quality, better efficiency and longer battery life.
Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
Integrated circuits are susceptible to electrostatic discharge (ESD) events. Real-time detection and alerting of ESD events in semiconductor manufacturing environments is the key to achieving well ESD control. Additionally, the magnitude and duration of an ESD event are strongly correlated with the specific type of ESD events.
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Linearity Analysis of Source-Degenerated Differential Pairs for Wireline Applications
This paper presents a comprehensive analysis of nonlinearities in differential pairs with source degeneration and their impact on wireline communication applications.
How to Elevate RRAM and MRAM Design Experience to the Next Level
This article will explore the potential advantages of RRAM and MRAM in various applications and elucidate why such new technologies are imperative to address future memory demands, as well as some challenges designers may encounter in the implementation.
Frequently asked questions about Amplifier IP cores
What is Programmable gain amplifier?
Programmable gain amplifier is a Amplifier IP core from NTLab listed on Semi IP Hub.
How should engineers evaluate this Amplifier?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Amplifier IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.