Vendor: Calligo Technologies Category: Arithmetic Units

Posit Numeric Unit

PNU is a stand-alone Coprocessor capable of doing real-number computation on posit operands.

Contact Provider Request Datasheet

Overview

PNU is a stand-alone Coprocessor capable of doing real-number computation on posit operands. It supports many operations such as Addtion, Subtraction, Multiplication, Division, Compares, Conversions, Fused operations, etc. It can be integrated with any Processor front-end with some glue logic.

CalligoTech demonstrated World’s first Posit-capable Coprocessor PNU at SCAsia in March’18, Singapore using FPGA Technology. Institute of High Performance Computing, IHPC was the first customer for PNU.

What’s Included?

  • Verilog RTL for Posit Numeric Unit with documentation needed for integration
  • Full suite of C programs for compliance testing of Posit <32,2> & <64,3> configurations
  • For developers using RISC-V core:
    • Enhanced C/C++ Cross-compilers to generate posit-enabled RISC-V binaries to run on the integrated design
    • Posit-enabled Math libraries

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
PNU-IP
Vendor
Calligo Technologies
Type
Silicon IP

Provider

Calligo Technologies
HQ: India
Calligo Technologies is a category defining Data Science and Machine Learning Products and services company focused on helping organizations translate the big promise of Big Data and Machine Learning technologies into quantifiable business impact. We continue to fuel the next frontier powerful compute technology and unlock discoveries with our end-to-end Big Data, AI and HPC offerings. We were founded with the belief that Emerging & Disruptive technologies in High Performance Computing (HPC) will help organizations to collect, share and analyze endless streams of data. As we had envisioned, the convergence of HPC and AI now is driving a major paradigm shift in computing and analytics. We help clients find and capture hidden value from data through a unique blend of business acumen, big-data, machine learning.
Contact Calligo Technologies

Learn more about Arithmetic Units IP core

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach

In today’s fast-paced silicon industry, hardware design is under constant pressure to innovate, iterate, and ship faster. Traditional Register Transfer Level (RTL) design processes—though foundational—are time-consuming, error-prone, and heavily reliant on manual expertise. With growing design complexity and shrinking time-to-market, the need for automation in digital design is more critical than ever.

LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage

Given the prominence of the LTE protocol in wireless devices, it is surprising that there are very few DFT FPGA circuit implementations from which to choose. This is likely due to the complexity of the circuit, which must accommodate run-time choice of many and large non-power-of-two transforms, requiring multiple radices for efficient DFT calculation.

FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus

DLX is an open source microprocessor, it’s free and it has never been implemented in a commercial ASIC (Application Specific Integrated Circuit) design. The objective of this project is to use the DLX microprocessor implemented with Wishbone bus interface for a SoC (System-on-Chip) design.

Frequently asked questions about Arithmetic Unit IP cores

What is Posit Numeric Unit?

Posit Numeric Unit is a Arithmetic Units IP core from Calligo Technologies listed on Semi IP Hub.

How should engineers evaluate this Arithmetic Units?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Arithmetic Units IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP