Vendor: Batik Semiconductor Category: Arithmetic Units

Parameterizable pipelined multiplier

A fixed-point Pipelined Multiplier IP Core with parameterizable of Input width, output width as well as pipeline stages

Overview

A fixed-point Pipelined Multiplier IP Core with parameterizable of Input width, output width as well as pipeline stages

Key features

  • Synthesizeable, technology-independent IP Core for FPGA/ASIC and SoC
  • Coded with SystemVerilog
  • Wrapped with AXI Stream interface
  • 16-bit Fixed-Point Representation/Operation
  • Suitable for DSP or Machine Learning Applications
  • Parameterizable Input Width, Output Width and Pipeline Stages. It is important to note that, currently, this IP only supports 16-bit Fixed-Point Operations
  • The first output appears after a 2-clock cycle latency, and its latency depends on the pipeline stages parameter

Block Diagram

Applications

  • DSP, Machine Learning, Video Processing, Audio Processing

What’s Included?

  • Top level RTL Pipelined Multiplier (.sv)
  • Top level testbench (.v)

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Pipelined Multiplier
Vendor
Batik Semiconductor
Type
Silicon IP

Provider

Batik Semiconductor
HQ: Indonesia
To transform AI technology using cutting-edge silicon IP cores, reshaping industries and unlocking new possibilities for AI. We design and provide advanced silicon IP cores for AI accelerators, empowering researchers and industry leaders to drive innovation and solve complex challenges with cutting-edge AI technology.

Learn more about Arithmetic Units IP core

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach

In today’s fast-paced silicon industry, hardware design is under constant pressure to innovate, iterate, and ship faster. Traditional Register Transfer Level (RTL) design processes—though foundational—are time-consuming, error-prone, and heavily reliant on manual expertise. With growing design complexity and shrinking time-to-market, the need for automation in digital design is more critical than ever.

LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage

Given the prominence of the LTE protocol in wireless devices, it is surprising that there are very few DFT FPGA circuit implementations from which to choose. This is likely due to the complexity of the circuit, which must accommodate run-time choice of many and large non-power-of-two transforms, requiring multiple radices for efficient DFT calculation.

FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus

DLX is an open source microprocessor, it’s free and it has never been implemented in a commercial ASIC (Application Specific Integrated Circuit) design. The objective of this project is to use the DLX microprocessor implemented with Wishbone bus interface for a SoC (System-on-Chip) design.

Frequently asked questions about Arithmetic Unit IP cores

What is Parameterizable pipelined multiplier?

Parameterizable pipelined multiplier is a Arithmetic Units IP core from Batik Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Arithmetic Units?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Arithmetic Units IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP