Vendor: Truechip Solutions Category: Interrupt Controller

PLIC Verification IP

The Platform Level Interrupt Controller Verification IP provides an effective & efficient way to verify the components interfacin…

Verification IP View all specifications

Overview

The Platform Level Interrupt Controller Verification IP provides an effective & efficient way to verify the components interfacing with RISC-V Core. It is fully compliant with standard RISC-V Privilege Spec by SiFive, Inc. This VIP internally supports other controller configurations like, APIC, CLIC and CLINT.

This is a lightweight VIP with an easy plug-and-play interface so that there is no hit on the design cycle time

Key features

  • Compliant to RISC-V Privilege Spec,provided by SiFive, Inc.
  • Supports all types of interrupt controller configurations
  • Can also be independently configured to work as a custom Core Local Interrupt Controller
  • Supports additional bus protocols ( AHB, APB, AXI etc ) for runtime programming and easy integration in an IP/SoC environment.
  • Supports all the PLIC specific registers
    • Interrupt Priority Registers
    • Interrupt Pending Bits Registers
    • Interrupt Enable Registers
    • Priority Thresholds Registers
    • Interrupt Claim Registers
    • Interrupt Completion Registers
  • Supports all the primary features of CLIC
    • Reverse compatibility with CLINT
    • CLIC Direct Mode
    • CLIC Vector Mode
    • CLIC Interrupts, Priorities & Preemptions
  • Additional support for user defined configurations and specifications as needed
  • Supports user specific tasks for data loading and reading for on the fly debugging
  • Detailed transaction logs for data comparison and debugging
  • Supports additional analysis port for custom scoreboard implementation
  • Bus assertions for all possible scenarios
  • Provides detailed statistics for each transaction.
  • Provides a comprehensive user API (callbacks) in all BFMs.

Block Diagram

Benefits

  • Available in native System Verilog (UVM/OVM/VMM) and Verilog
  • Unique development methodology to ensure highest levels of quality
  • Availability of various Regression Test Suites
  • 24X5 customer support
  • Unique and customizable licensing models
  • Exhaustive set of assertions and coverage points with connectivity example for all the components
  • Consistency of interface, installation, operation and documentation across all our VIPs
  • Provide complete solution and easy integration in IP and SoC environment

What’s Included?

  • APIC Agent
  • RISC-V Hart Model Agent
  • APIC Configuring Protocol Master ( APB, AHB etc )
  • APIC Bus Monitor, assertion module and Scoreboard
  • Test Environment and Test Suite:
    • Basic and directed protocol tests
    • Random Tests.
    • Assertion and cover-point Tests
  • ​Integration guide, User Manual, FAQ, and Release Notes.

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
PLIC
Vendor
Truechip Solutions
Type
Verification IP

Provider

Truechip Solutions
HQ: USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC. Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team. Truechip was established in 2008 with a Mission to:
  • To create world class Verification IP Solutions
  • To provide expert consultancy to ASIC & SoC Design companies
  • To design SOCs from Architecture to Working Silicon
Our Vision is to:
  • To be the leading provider of Semiconductor IP Solutions
  • To be a one-stop-shop for Design and Verification
Our Guiding Principles are:
  • Customer Success
  • Commitment to Quality
    • Quality of Products
    • Quality of Engineers
  • Best in class Customer Support
  • Ethics and Integrity
We at Truechip leverage the extensive domain knowledge and expertise from current associations to provide complete set of design and verification solutions to our customers.

Learn more about Interrupt Controller IP core

Introducing the Akeana 1000 Series Processors

Today we present to you the Akeana 1000 Series Processors, a series of High Performance processors IP which is optimized for AI applications and workloads, thus providing a quick AND efficient processing solution for your AI needs.

Easy migration from Arm to RISC-V: an L110 case study

Last June, we launched the Codasip L110 RISC-V core, introducing the best-in-class solution for power-efficient applications. The L110 is highly competitive in terms of power efficiency and code density. Additionally, it is the first RISC-V core to support easy and risk-free customization while minimizing the verification effort required to bring these customizations to silicon.

A formal-based approach for efficient RISC-V processor verification

In this article, we go through a formal-based, easy-to-deploy RISC-V processor verification application. We show how, together with a RISC-V ISA golden model and RISC-V compliance automatically generated checks, we can efficiently target bugs that would be out of reach for simulation.

SOC Stability in a Small Package

There are some IPs in SOC which are of general use and malfunction on them impacts a entire SOC. We Identified these IPs and analyze impact on SOC due to their malfunction.

Frequently asked questions about interrupt controller IP cores

What is PLIC Verification IP?

PLIC Verification IP is a Interrupt Controller IP core from Truechip Solutions listed on Semi IP Hub.

How should engineers evaluate this Interrupt Controller?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Interrupt Controller IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP