Vendor: Truechip Solutions Category: Smartcard

ISO/IEC 14443 Verification IP

The ISO/IEC 14443 Verification IP offers a streamlined and efficient solution for verifying System-on-Chip (SoC) and IP designs t…

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

The ISO/IEC 14443 Verification IP offers a streamlined and efficient solution for verifying System-on-Chip (SoC) and IP designs that incorporate contactless communication. This VIP provides a comprehensive environment for verifying devices acting as either a Proximity Coupling Device (PCD) or a Proximity Integrated Circuit Card (PICC). Fully compliant with the complete ISO/IEC 14443 standard (Parts 1-4), our VIP is a lightweight, plug-and-play solution designed to ensure rigorous verification, minimize design cycle time, and accelerate your time-to-market.

Key features

  • Fully compliant with ISO/IEC 14443 Parts 1, 2, 3, and 4.
  • Complete, configurable functionality for both PCD (reader) and PICC (card) roles.
  • Supports both Type A and Type B communication protocols.
  • Support for all 6 PICC classes with configurable antenna dimensions
  • Supports all standard data rates: 106 kbps, 212 kbps, 424 kbps, and 848 kbps.
  • Robust verification of the complete state machine for both Type A and Type B PICCs, including POWER-OFF, IDLE, READY, ACTIVE, and HALT states.
  • Comprehensive testing of Type A anticollision using the bit-collision based binary tree search algorithm.
  • Full support for Type B anticollision using the slotted Aloha-based method.
  • Verifies all initialization commands including REQA, WUPA, REQB, WUPB, ANTICOLLISION, SELECT, and HLTA/HLTB
  • Complete support for the T=CL transmission protocol, including protocol activation (RATS, ATS, PPS).
  • Verifies all block types:
    • I-blocks (Information)
    • R-blocks (Receive Ready for ACK/NAK)
    • S-blocks (Supervisory for DESELECT and WTX).
  • Supports advanced protocol mechanisms including data block Chaining, Multi-Activation, and Waiting Time Extension (WTX).
  • Verifies correct block numbering and flow control rules.
  • Extensive Error Injection: Provides a rich set of error injection capabilities at both the physical and protocol layers, including:
    • CRC and Parity errors
    • Invalid command and block formats
    • Protocol and state transition violations
    • Frame timing errors (FWT, SFGT).
  • Comprehensive Monitoring: Monitors, detects, and notifies the testbench of all significant events, including transactions, protocol warnings, timing violations, and errors.
  • Randomization: Supports constrained randomization of all protocol fields, timings, and data payloads for comprehensive scenario generation.
  • Callbacks: User-configurable callbacks in the driver, receiver, and monitor for customized data processing and testbench interaction.

Block Diagram

ISO/IEC 14443 block diagram

Benefits

  • Available in native SystemVerilog (UVM/OVM/VMM) and Verilog
  • Unique development methodology to ensure highest level of quality
  • Availability of Compliance & Regression Test Suites
  • 24X5 customer support
  • Unique and customizable licensing models
  • Exhaustive set of assertions and cover points with connectivity example for all the components
  • Consistency of interface, installation, operation and documentation across all our VIPs
  •  Provide complete solution and easy integration in IP and SoC environment.

What’s Included?

  • ISO-14443 Tx/Rx/ Monitor.
  • Testbench Configurations.
  • Test Suite (Available in Source code)
    • Basic and Directed Protocol Tests
    • Random Tests & Error Scenario Tests
    • Assertions & Functional Coverage Tests
  • Integration Guide, User Manual and Release Notes

Specifications

Identity

Part Number
ISO/IEC 14443
Vendor
Truechip Solutions
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Truechip Solutions
HQ: USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC. Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team. Truechip was established in 2008 with a Mission to:
  • To create world class Verification IP Solutions
  • To provide expert consultancy to ASIC & SoC Design companies
  • To design SOCs from Architecture to Working Silicon
Our Vision is to:
  • To be the leading provider of Semiconductor IP Solutions
  • To be a one-stop-shop for Design and Verification
Our Guiding Principles are:
  • Customer Success
  • Commitment to Quality
    • Quality of Products
    • Quality of Engineers
  • Best in class Customer Support
  • Ethics and Integrity
We at Truechip leverage the extensive domain knowledge and expertise from current associations to provide complete set of design and verification solutions to our customers.
Contact Truechip Solutions

Learn more about Smartcard IP core

Understanding Physical Unclonable Function (PUF)

A growing number of ASICs, microcontrollers and SoCs embed hardware cryptographic accelerators or software cryptographic libraries. The emergence of the Internet of Things (IoT) will call for an even faster adoption. We now can talk about cryptography pervasion.

Future Trends in SoC Interconnect

Self-timed packet-switched networks are poised to take a major role in addressing the complex system design and timing closure problems of future complex Systems-on-Chip.

System-on-Chip Design using Self-timed Networks-on-Chip

This paper introduces the basic CHAIN architecture using a small test-chip as an example application. It then presents the CHAINworks library and toolset which supports the development of self-timed Networks-on-Chip using industry accepted design and tool

Frequently asked questions about Smartcard IP cores

What is ISO/IEC 14443 Verification IP?

ISO/IEC 14443 Verification IP is a Smartcard IP core from Truechip Solutions listed on Semi IP Hub.

How should engineers evaluate this Smartcard?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Smartcard IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP