Vendor: NTLab Category: Smartcard

UHF RFID EPC Gen2 physical interface

130GF _G2PHY_02 is the IP intended for use in passive UHF transponder applications.

Contact Provider Request Datasheet
GlobalFoundries 130nm BCD Pre-Silicon View all specifications

Overview

130GF _G2PHY_02 is the IP intended for use in passive UHF transponder applications. IP derives its operating power from an RF electromagnetic field generated by a reader, which is received and rectified. The maximum output voltage of the rectifier (VRECT) does not exceed the threshold value of the DC limiter. Also, the IP can operate in battery assisted mode with improved sensitivity. The IP contains two UHFAp and UHFAn antenna pads. The IP sends the answer back to the reader using a backscatter modulation technique. G2PHY IP provides a fast and flexible anti-collision protocol based on internal random number generator according to EPC standard. G2PHY IP supports all EPC C1 G2 mandatory commands. Short-time memory block provides 4-bit storage with persistence values according to EPC C1 G2 standard. The operation of the IP-block must be carried out in conjunction with external non-volatile memory (130GF_EEPROM_05 IP). Implemented the ability to access external memory for a third-party user (for example, through the HF NFC interface) according to the "First in and First Served" principle.

Key features

  • Global Foundries Embedded EEPROM 130nm
  • Operating temperature range -40…+85 °C
  • 2 operation modes: Passive mode and Battery assisted passive (BAP) mode
  • Operating frequency 860 - 960 MHz
  • EPC Class 1 Generation 2 compliant
  • Two pads RF operation functionality
  • Small area 0.192 mm2

Block Diagram

130GF_G2PHY_02 block diagram

Applications

  • Protection of goods against counterfeiting
  • Supply chain management and logistics
  • Airline baggage handling
  • Mail and parcel delivery
  • Automobile billing systems
  • Asset tagging

What’s Included?

  • Datasheet
  • Layout View (GDSII)
  • Evaluation kit based on packaged IC
  • Characterization Report
  • Behavioral Model
  • SPICE netlist (.cdl)
  • Integration Support

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 130nm BCD Pre-Silicon

Specifications

Identity

Part Number
130GF_G2PHY_02
Vendor
NTLab
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

NTLab
HQ: Lithuania
NTLab is a vertically integrated microelectronics design center. It has 70+ experienced and qualified engineers. NTLab specializes in the designing of mixed-signal and RF ICs and Systems-on-Chip. It has a wide range of own silicon-verified IP blocks: processor cores, interfaces, analog and high-frequency PHYs, etc., thus allowing customized design to be fast and predictable. In-company unique combination of competences in digital, analog and RF circuits and embedded software enables NTLab to participate in the projects that require deep research and utilize most sophisticated and advanced techniques: multi-system GPS/GLONASS/Galileo/BeiDou/NavIC(IRNSS)/QZSS/SBAS navigation, RF ID, wireless communications, etc. All designed ICs are provided with test and development tools, as well as with reference software. NTLab offers a wide range of silicon proven analog/mixed-signal IPs in 0.35µm, 0.25 µm, 0.18 µm, 0.13 µm, 0.09 µm, 65nm, 55nm, 40nm, 28nm, 22 nm CMOS and SiGe BiCMOS processes. These IPs are suitable for devices targeted both consumer and industrial markets. Most of these IPs have been proven in silicon on the foundries: Samsung, UMC, GlobalFoundries, SMIC, VIS, Tower, X-FAB, iHP, AMS, SilTerra, STMicroelectronics, Winfoundry.
Contact NTLab

Learn more about Smartcard IP core

Understanding Physical Unclonable Function (PUF)

A growing number of ASICs, microcontrollers and SoCs embed hardware cryptographic accelerators or software cryptographic libraries. The emergence of the Internet of Things (IoT) will call for an even faster adoption. We now can talk about cryptography pervasion.

Future Trends in SoC Interconnect

Self-timed packet-switched networks are poised to take a major role in addressing the complex system design and timing closure problems of future complex Systems-on-Chip.

System-on-Chip Design using Self-timed Networks-on-Chip

This paper introduces the basic CHAIN architecture using a small test-chip as an example application. It then presents the CHAINworks library and toolset which supports the development of self-timed Networks-on-Chip using industry accepted design and tool

Frequently asked questions about Smartcard IP cores

What is UHF RFID EPC Gen2 physical interface?

UHF RFID EPC Gen2 physical interface is a Smartcard IP core from NTLab listed on Semi IP Hub. It is listed with support for globalfoundries Pre-Silicon.

How should engineers evaluate this Smartcard?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Smartcard IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP