Vendor: TurboConcept Category: Channel Coding

LTE / WiFi Viterbi decoder

TC1720 is a high throughput and low latency Viterbi decoder optimized for WiFi and LTE applications.

Contact Provider Request Datasheet

Overview

TC1720 is a high throughput and low latency Viterbi decoder optimized for WiFi and LTE applications. It covers optionally also WCDMA specifications.

Key features

  • 3GPP LTE
    • 64-states convolutional code with tail biting
    • 20 to 1024 bits payload with bit-granularity
    • Rate matching support
      • Inverse bit selection including LLR combining in case of repetition
      • Inverse bit collection
      • Sub-block deinterleaving
    • CRC check (CRC24A/CRC24B/CRC16B/CRC8B) with scrambling mask
  • WiFi
    • 64-states convolutional code with tail bits
    • 1 to 64536 bytes payload with byte-granularity
    • Code rates 1/2, 2/3, 3/4, 5/6
  • 3GPP-WCDMA
    • 256-states convolutional code with tail bits
    • 1 to 504 bits payload with bit-granularity
    • Code rate 1/2 and 1/3

Benefits

  • Scalable throughput/area level, selectable prior Core synthesis (3 levels)
  • High throughput reachable(1-2 Gbps)
  • Very low latency
  • On-the-fly change of mode, block length, code rate and traceback length
  • Parameterized traceback length
  • No external memory required
  • Channel quality estimator
  • Low power Core
  • Silicon proven
  • ASIC Core: Verilog or VHDL RTL source code
  • FPGA Core available on all popular Altera, Lattice and Xilinx devices

Applications

  • LTE
  • WCDMA

Specifications

Identity

Part Number
TC1720
Vendor
TurboConcept
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

TurboConcept
HQ: FRANCE
TurboConcept is a industry-recognized and reliable partner for IP Core providing of advanced FEC modules (turbo codes, Polar codes, LDPC codes). We offer best-in-class solutions for 4G-LTE/ 5G NR wireless, satellite communications, backhaul, domestic and governmental systems.
Contact TurboConcept

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is LTE / WiFi Viterbi decoder?

LTE / WiFi Viterbi decoder is a Channel Coding IP core from TurboConcept listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP