Vendor: Zipcores Electronic Systems Engineering S.L. Category: Modulation Demodulation

Binary-PSK Demodulator

The BPSK_DEMOD IP Core is a 16-bit resolution Binary-PSK demodulator based on a multiply-filter-divide architecture.

Overview

The BPSK_DEMOD IP Core is a 16-bit resolution Binary-PSK demodulator based on a multiply-filter-divide architecture. The design is robust and flexible and allows easy connectivity to an external ADC.

As the carrier recovery circuit is open-loop, there is no feedback path or loop-filter to configure. This results in an extremely simple circuit with a very fast carrier acquisition time. The only requirement is that the user must set the desired symbol period and a suitable threshold level for the bit decisions at the symbol decoder. The other design parameters including carrier frequency, symbol rate and sampling frequency should be specified by the user before delivery of the IP Core.

The input data samples are 16-bit signed (2's complement) values that are synchronous with the system/sample clock. Input values are sampled on the rising edge of clk when en is high.

Figure 1 shows the basic architecture in more detail. The input signal is first squared in order to generate a harmonic at twice the carrier frequency and zero phase-shift. This squared signal is then filtered and divided in frequency to recover the original carrier. A second filter is employed to isolate a clean carrier signal which is used to demodulate the original input signal. The demodulated input signal then goes through a low-pass pulse-shaping filter before a bit-decision is made at the symbol decoder.

The demodulated BPSK bit-stream appears at the output psk_out. Bits are valid on the rising edge of clk when both psk_val and en are high.

Key features

  • Synthesizable, technology independent IP Core for FPGA, ASIC and SoC
  • Supplied as human readable VHDL (or Verilog) source code
  • 16-bit signed input data samples
  • Automatic carrier acquisition with no complex setup required
  • User specified carrier frequency, symbol rate and sample rate
  • Practical symbol rates of up to 10 Mbits/s
  • Typical FPGA sample rates of up to 200 MHz

Block Diagram

Applications

  • Software radio
  • Short to medium-range telemetry
  • IF, SRD and ISM band devices
  • Robust, low bandwidth radio applications for small FPGA devices
  • Low-cost radio links over a few 100 meters using either wireless or cable - e.g. coax or twisted pair
  • Applications where fast carrier acquisition is essential - e.g. where data packets are transmitted in short discrete bursts

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
BPSK_DEMOD
Vendor
Zipcores Electronic Systems Engineering S.L.
Type
Silicon IP

Provider

Zipcores Electronic Systems Engineering S.L.
HQ: Spain
Zipcores design and sell IP Cores for implementation on all semiconductor devices. Founded in 2008, we are a team of experienced Engineers with a broad knowledge of digital hardware design spanning various fields. Our specific areas of expertise include Digital Video, DSP, Digital Modulation and high-speed interfaces. We offer a wide range of IP Cores for a variety of applications from basic building blocks to more complex systems. Our cores are supplied as clear readable VHDL or Verilog source-code and are synthesizable across multiple technologies - whether it be FPGA, ASIC or SoC.

Learn more about Modulation Demodulation IP core

Three Major Inflection Points for Sourcing Bluetooth Intellectual Property

Synopsys is now shipping support for Bluetooth® 5.4, the latest specification from the Bluetooth SIG (Special Interest Group). The enhancements in Bluetooth 5.4 will open additional markets and use cases. This is one of the many inflection points in the Bluetooth Low Energy market that will be discussed in this paper.

Part 2: Opening the 5G Radio Interface

Carriers are now deploying 5G across the globe driven by the need to keep up with relentless mobile data growth. 5G New Radio (NR) operates at higher frequencies to increase bandwidth, but at the expense of range. There will therefore be a need for a much larger number of 5G RUs to provide the same coverage. The availability of cost-effective, reliable and open 5G radio units is therefore critical.

An Integrated, Tunable RF Filter: an Enabler for Reconfigurable Front-Ends

This paper presents the design and performance of a key RF circuit necessary for the realization of a reconfigurable, integrated RF front-end: a tunable frequency, selectable bandwidth, on-chip, “SAW replacement” filter. The on-die tunable filter presented here has a tunable center frequency up to 1 GHz, a selectable bandwidth up to 40 MHz, and an adjacent channel rejection down to 60 dB.

Design considerations for integrated CMOS receivers

To meet the demands for the multi-band, multi-mode wireless standards in the current market, a highly integrated wireless receiver (RX) is desired. CMOS technology has become the technology of choice for the integrated receiver design.

Silicon IP for Programmable Baseband Processing

An efficient IP reuse strategy relies on IP blocks with wide applicability. That makes generic blocks, such as programmable processors preferable. However, in many applications such as handheld wireless terminals, additional silicon area and power consumption compared to fixed function solutions can not be accepted.

Frequently asked questions about Modulation and Demodulation IP cores

What is Binary-PSK Demodulator?

Binary-PSK Demodulator is a Modulation Demodulation IP core from Zipcores Electronic Systems Engineering S.L. listed on Semi IP Hub.

How should engineers evaluate this Modulation Demodulation?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Modulation Demodulation IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP