Vendor: Liancheng Zhixin, Inc. Category: Channel Coding

BCH encoder and decoder for NAND FLASH

This IP is a BCH code encoder and decoder designed for storage application to address the reliability challenges.

Contact Provider Request Datasheet
TSMC 28nm Silicon Proven View all specifications

Overview

This IP is a BCH code encoder and decoder designed for
storage application to address the reliability challenges. The
parameters can be customized.

Key features

  • Parameter customizable
  • AXI interface, easy integration
  • High throughput with low complexity hardware
  • Strong error correction performance
  • Patented low complexity parallel encoder design
  • High parallel decoder design with low complexity
  • Chien search design

Benefits

  • Parameter customizable
  • AXI interface, easy integration
  • High throughput with low complexity hardware
  • Strong error correction performance
  • Patented low complexity parallel encoder design
  • High parallel decoder design with low complexity
  • Chien search design

Applications

  • NAND FLASH error correction

What’s Included?

  • Source Code for Matlab simulation
  • Verilog HDL Source Code for En/Decoder IP
  • IP Verification Environment
  • FPGA Verification Environment Reference Design
  • IP User Guide
  • IP Test Documantation
  • Integration support including consulting

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 28nm 28nm 280 nm Silicon Proven

Specifications

Identity

Part Number
BCH encoder and decoder for NAND FLASH
Vendor
Liancheng Zhixin, Inc.

Provider

Liancheng Zhixin, Inc.
HQ: China
Our corporation has been working in the related fields for many years. We are committed to providing customers with efficient, low-cost, easy-to-use IP to jointly promote the development of integrated circuit industry.
Contact Liancheng Zhixin, Inc.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is BCH encoder and decoder for NAND FLASH?

BCH encoder and decoder for NAND FLASH is a Channel Coding IP core from Liancheng Zhixin, Inc. listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP