Vendor: SmartDV Technologies Category: Debug Trace

AMBA ATB Verification IP

AMBA ATB Verification IP provides a smart way to verify the AMBA ATB component of a SOC or an ASIC.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

AMBA ATB Verification IP provides a smart way to verify the AMBA ATB component of a SOC or an ASIC. The SmartDV's AMBA ATB Verification IP is fully compliant with standard AMBA ATB Specification. Our AMBA ATB VIP is proved across multiple customers.

AMBA ATB Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

AMBA ATB Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant to ARM AMBA 3 ATB (ATB v1.0) and AMBA 4 ATB (ATB v1.1) Protocol.
  • Support AMBA ATB Master, ATB Slave, ATB Monitor and ATB Checker.
  • Support for multiple masters and slaves.
  • Supports all ARM AMBA ATB data, byte and ID widths.
  • ATB 1.0/ATB 1.1 common support
    • Supports Flow control - valid/ready signaling for trace data.
    • Supports Flush Request Response control - Flush valid/ready signaling with trace data.
    • Supports capturing of valid trace data.
    • Supports master internal buffer storage,configurble of trace sources to store trace locally or not.
    • Supports constrained randomization of protocol attributes.
    • Flexibility to send completely configured data.
    • Programmable ID's for the trace transfers.
    • Programmable Timeout insertion.
    • Ability to inject errors during data transfer.
  • ATB 1.1 support
  • In addition to ATB 1.0 support, ATB 1.1 supports the following features,
    • Supports enable and disable access for clock.
    • Supports Synchronization Request operations.
    • Supports triggering operations.
  • Supports FIFO memory.
  • Rich set of configuration parameters to control ATB functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Built in coverage analysis.
  • Callbacks in master, slave and monitor for various events.
  • Status counters for various events on bus.
  • ATB Verification IP comes with complete testsuite to test every feature of ARM AMBA ATB specification

Block Diagram

AMBA ATB VIP block diagram

Benefits

  • Faster testbench development and more complete verification of AMBA ATB designs.
  • Easy to use command interface simplifies testbench control and configuration of master and slave.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the AMBA ATB testcases.
  • Examples showing how to connect various components, and usage of BFM and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
AMBA ATB VIP
Vendor
SmartDV Technologies
Type
Verification IP

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about Debug Trace IP core

OCP SoC instrumentation solutions involve more than just trace

On-chip analysis can effectively improve our understanding of complex embedded systems, such as Open Core Protocol (OCP)-based architectures. For OCP level systems integration, real-time performance analysis is often a priority for getting products to market quickly, and embedded instrumentation analysis that can be used with emulators, prototypes, and production silicon can provide systems information and control that go beyond simulation based analysis

Introducing the Akeana 1000 Series Processors

Today we present to you the Akeana 1000 Series Processors, a series of High Performance processors IP which is optimized for AI applications and workloads, thus providing a quick AND efficient processing solution for your AI needs.

Frequently asked questions about Debug Trace IP

What is AMBA ATB Verification IP?

AMBA ATB Verification IP is a Debug Trace IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Debug Trace?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Debug Trace IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP