Vendor: Altera Category: Image Conversion

3D LUT Intel® FPGA IP

As a part of the Video and Vision Processing (VVP) Suite Intel® FPGA IP, the 3D look-up table (LUT) Intel® FPGA IP provides an ef…

Contact Provider Request Datasheet

Overview

As a part of the Video and Vision Processing (VVP) Suite Intel® FPGA IP, the 3D look-up table (LUT) Intel® FPGA IP provides an efficient solution for video color space and dynamic range conversions, chroma keying, and the creation of artistic effects.

3D LUT Intel® FPGA IP Offers Efficient Video Solutions By:

  • Enabling various artistic and cinematic effects.
  • Supporting SDR to HDR, HDR to HDR, and HDR to SDR conversions and PQ/HLG and log-transfer functions.
  • Supporting cube sizes of 9³, 17³, 33³, and 65³.
  • Applying tetrahedral interpolation.
  • Utilizing industry-standard interfaces to ease the integration into your FPGA design.
  • Minimizing resource utilization compared to competing products enables a more cost-effective solution.

Key features

  • Support up to 4 pixels in parallel (PIP) per clock processing.
  • Low subframe latency (21 clock cycles).
  • Support for 17³, 33³ and 65³ LUTs.
  • Support 3 and 4 output channels from the LUT (Alpha /key channel).
  • High-quality tetrahedral interpolation.
  • Independently set input/output pixel depth.
  • Independently set LUT precision.
  • Dynamic update of table values with optional double buffering to enable clean synchronous switching to a new LUT.
  • Includes ‘.cube’ file format conversion utility.
  • Support for 8, 10, 12, and 16-bit per color component.
  • Support resolutions up to 4K at 60 fps on Intel® Cyclone® 10 FPGAs, Intel® Arria® 10 FPGAs, Intel® Stratix® 10 FPGAs, and Intel Agilex® 5 FPGA E-Series.
  • Support resolutions up to 8K at 60 fps on Intel Agilex® 7 FPGAs and on Intel Agilex® 5 FPGA D-Series.
  • AXI4-Stream video I/O interface.
  • AXI4-Stream ↔ Avalon® streaming interface protocol converters.
  • Avalon® memory-mapped CPU control and memory interfaces.
  • Low resource utilization for edge applications.
  • Free Intel® FPGA IP Evaluation Mode.
  • Design example available.

Block Diagram

IP-OM-3D-LUT block diagram

Applications

  • Color Space Conversions, e.g., HD Rec 709 to UHD Rec 2020
  • Color Correction – Film/Video Post Production
  • Chroma Keying – Virtual Studios, graphics overlays
  • Color replacement – TV commercials, medical imaging
  • Dynamic Range Conversions (SDR-HDR)
  • Artistic effects, e.g., sepia tone, monochrome, color-space volume adjustments

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
IP-OM-3D-LUT
Vendor
Altera

Provider

Altera
HQ: USA
Altera, an Intel Company, provides leadership programmable solutions that are easy-to-use and deploy in applications from the cloud to the edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Our innovation of programmable logic started in 1983 in Silicon Valley. In 1984, Altera unveiled the world’s first programmable logic device capable of being programmed, erased, and reprogrammed altering the future of innovation.
Contact Altera

Learn more about Image Conversion IP core

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

Nextreme Structured ASICs: An alternative for designing cost-optimized ARM926EJ processor-based embedded systems

Traditional IC design options that embedded system designers have had to choose from include fixed hardware devices such as standalone microprocessors, microcontrollers and ASSPs or configurable hardware devices such as FPGAs and cell-based ASICs. In this paper we present a new design option called Nextreme Structured ASICs which provide embedded system designers with a compelling alternative to custom embedded system design.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Viewpoint: Opportunity to win on different design fronts

Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.

Frequently asked questions about image conversion IP cores

What is 3D LUT Intel® FPGA IP?

3D LUT Intel® FPGA IP is a Image Conversion IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this Image Conversion?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Image Conversion IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP