Vendor: Creonic Category: Image Conversion

SDA OCT Encoder and Decoder

The Optical Communications Terminal (OCT) Standard was developed by the Space Development Agency (SDA) with the purpose of bringi…

Contact Provider Request Datasheet

Overview

The Optical Communications Terminal (OCT) Standard was developed by the Space Development Agency (SDA) with the purpose of bringing interoperability across freespace optical communication (FSO) systems where at least one endpoint is a space-based terminal. 

The Creonic SDA OCT Encoder handles the construction of Over-The-Air (OTA) frames as indicated in the standard, a preamble followed by a header and payload data, with both fields being protected by cyclic redundancy check (CRC) and forward error correction (FEC).

The Creonic SDA OCT Decoder performs the synchronization of the Over-The-Air (OTA) frame and then decodes the header and payload data within the frame.  

Performance Figures

  • Coded throughput of 2.5 Gbit/s

Key features

  • Compliant with "Optical Communications Terminal (OCT) Standard Version 3.0, Document ID: SDA-9100-001-05, August 2021"
  • Compliant with "Optical Communications Terminal (OCT) Standard Version 3.1.0, Document ID: SDA-9100-001-08, March 2024"
  • Compliant with "Optical Communications Terminal (OCT) Standard Version 4.0.0, Document ID: SDA-9100-001-09, August 2024"
  • Support for payload code rates 11/13, 22/29, 2/3, 1/2, and uncoded data

Block Diagram

Creonic SDA OCT Encoder and Decoder block diagram

Benefits

  • Low-power and low-complexity design.
  • AXI4-Stream data and configuration interfaces for a seamless integration.
  • Collection of statistical information (frame counters, CRC error counters, synchronization loss counters, etc.)
  • Configurable preamble synchronization.
  • Available for AMD Xilinx FPGAs.
  • Available for Intel FPGAs.

Applications

  • Free-space optical communications (FSO) systems such as
    • space-to-space (S2S)
    • space-to-air (S2A)
    • space-to-maritime (S2M)
    • space-to-ground (S2G)

What’s Included?

  • VHDL source code or synthesized netlist with testbench
  • HDL and Bit-accurate Matlab, C or C++ simulation models
  • Vivado IP Package
  • Comprehensive documentation

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
Creonic SDA OCT Encoder and Decoder
Vendor
Creonic

Provider

Creonic
HQ: Germany
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for wired, wireless, fiber, and free-space optical communications. All relevant digital signal processing algorithms are covered, including, but not limited to, forward error correction, modulation, equalization, and demodulation. The company offers the richest product portfolio in this field, covering standards like 3GPP 5G, DVB-S2X, DVB-RCS2, CCSDS, andWiFi. The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to quality and performance. For more information, please visit our website at www.creonic.com .
Contact Creonic

Learn more about Image Conversion IP core

Enabling AI Vision at the Edge

Computer vision has made tremendous advances in the last several years due to the proliferation of AI technology. The intersection of big data and massive parallel computing changed the way in which machines are programmed to understand unstructured 2D and 3D data, such as video feeds from cameras.

Nextreme Structured ASICs: An alternative for designing cost-optimized ARM926EJ processor-based embedded systems

Traditional IC design options that embedded system designers have had to choose from include fixed hardware devices such as standalone microprocessors, microcontrollers and ASSPs or configurable hardware devices such as FPGAs and cell-based ASICs. In this paper we present a new design option called Nextreme Structured ASICs which provide embedded system designers with a compelling alternative to custom embedded system design.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Viewpoint: Opportunity to win on different design fronts

Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.

Frequently asked questions about image conversion IP cores

What is SDA OCT Encoder and Decoder?

SDA OCT Encoder and Decoder is a Image Conversion IP core from Creonic listed on Semi IP Hub.

How should engineers evaluate this Image Conversion?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Image Conversion IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP