Digital Blocks验证I2C从控制器IP内核系列与MIPI I3C的兼容性
GLEN ROCK, New Jersey, Nov 6, 2016 – Digital Blocks, a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with Embedded Processor & Peripherals requirements, extends its leadership in I2C Controller Verilog IP Cores with validation of its existing I2C Slave Controller family with the emerging MIPI I3C (Improved Inter Integrated Circuit) standard.
Digital Block I2C Slave Controller Verilog IP Cores, in addition to operating withing a NXP I2C bus, can integrate into an I3C bus and communicate with a MIPI I3C Master. Digital Block I2C Slave IPs compatible with the MIPI I3C standard are the following:
| DB-I2C IP Core | Product Description |
| DB-I2C-S-AVLN | I2C Controller IP - Slave, Parameterized FIFO, AVLN Bus |
| DB-I2C-S-APB | I2C Controller IP - Slave, Parameterized FIFO, APB Bus |
| DB-I2C-S-AHB | I2C Controller IP - Slave, Parameterized FIFO, AHB Bus |
| DB-I2C-S-AXI | I2C Controller IP - Slave, Parameterized FIFO, AXI Bus |
| DB-I2C-S-SCL-CLK | I2C Controller IP - Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements |
| DB-I2C-S-SCL-CLK-APB | I2C Controller IP - Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU. |
Price and Availability
The DB-I2C Core Family have led the industry since 2006 and are available in synthesizable Verilog RTL, along with synthesis scripts, a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please visit Digital Blocks at http://www.digitalblocks.com and http://www.digitalblocks.com/I2C-IP-Core-Reference-Design.html
About Digital Blocks
Digital Blocks is a leading developer of silicon-proven semiconductor Intellectually Property (IP) soft cores for system-on-chip (SoC) ASIC, ASSP, & FPGA developers with requirements for Embedded Processor & Peripherals, TFT LCD Display Controllers & Processors, 2D Graphics Hardware Accelerator Engines, LVDS Display Link Layer Drivers, Video Signal & Image Processing, and Low-Latency TCP/UDP/RTP Hardware Protocol Stacks for High-Speed Networking.
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; Fax: +1- 702-552-1905; On the Web at www.digitalblocks.com
Related Semiconductor IP
- I2C Slave Controller w/FIFO (AHB Bus)
- I2C Slave Controller w/FIFO (APB Bus)
- I2C Slave Controller w/FIFO (AXI Bus)
- I2C Slave Controller - Low Power, Low Noise Config with APB Interface
- I2C Slave Controller w/FIFO (APB or AHB or AHB-Lite or AXI-Lite Bus)
Related News
- Digital Blocks通过I3C主/从，I3C主机和I3C从机版本扩展其MIPI I3C控制器IP核系列。
- CAST推出MIPI I3C Basic Slave控制器IP内核
- T2M发布MIPI I3C智能、主从控制器IP，专为SoC传感器通信功能设计，客户可立即获得技术授权
- T2M-IP发布MIPI D-PHY v2.5 Tx和DSI Tx控制器v1.2：针对高级SoC的硅验证、低功耗、经济高效的IP核心解决方案