Vendor: ASICS World Services, LTD. Category: Data Compression

ZLIB compatible compression and decompession, with DMA and AXi interface

This is a high performance, small footprint ZLIB compatible IP Core.

Overview

This is a high performance, small footprint ZLIB compatible IP Core. It features 3 DMA engines, AXI interconnect and separate clocks for AXI interfaces and compression/decompression engines.

ARCHITECTURE

Separate DMA engines for Scatter/Gather descriptors and data movement, alow non stop processing of data.

Key features

  • 100% ZLIB compatible
  • Fixed Huffman encoding
  • Subset of LZ77
  • Scatter/Gather DMA engine
  • Utilizes linked list of transfer descriptors
  • Compression and Decompression in one IP Core
  • Configurable Data Path to 32, 64 or 128 bit
  • Fully AXI-4 compatible
  • AXI-Light for register Interface
  • Separate clocks for engines and AXI interface

Block Diagram

Benefits

  • High Performance
  • small footprint

Applications

  • any

What’s Included?

  • Verilog Source Code
  • Test Bench
  • Documentation
  • Tech Support

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
ZLIB_1
Vendor
ASICS World Services, LTD.

Provider

ASICS World Services, LTD.
ASICs World Services specialize in providing top-notch IP Cores and design services. We will assist you in any phase of the design cycle, or take your idea from the conceptual stage to final product. With over 60 years of experience in the field, we have a long list of successfully completed projects.

Learn more about Data Compression IP core

Evaluating Lossless Data Compression Algorithms and Cores

Data compression plays a critical role in modern computing, enabling efficient storage and faster transmission of information. Among lossless data compression algorithms, GZIP, ZSTD, LZ4, and Snappy have emerged as prominent contenders, each offering unique trade-offs in terms of compression ratio, speed, and resource utilization. This white paper evaluates these algorithms and their corresponding hardware cores, providing an in-depth comparison to help developers and system architects choose the optimal solution for their specific use case.

Firmware Compression for Lower Energy and Faster Boot in IoT Devices

The phrase “IoT” for Internet of Things has exploded to cover a wide range of different applications and diverse devices with very different requirements. Most observers, however, would agree that low energy consumption is a key element for IoT, as many of these devices must run on batteries or harvest energy from the environment.

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Data Compression IP

What is ZLIB compatible compression and decompession, with DMA and AXi interface?

ZLIB compatible compression and decompession, with DMA and AXi interface is a Data Compression IP core from ASICS World Services, LTD. listed on Semi IP Hub.

How should engineers evaluate this Data Compression?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Data Compression IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP