Vendor: Noesis Technologies Category: Data Compression

ITU-T G729A Voice Codec Hardware Accelerator

The growth in wireless communication systems, cellular mobile radio and VoIP technology has created the imperative need for bandw…

Contact Provider Request Datasheet

Overview

The growth in wireless communication systems, cellular mobile radio and VoIP technology has created the imperative need for bandwidth efficient, high speed quality voice coding algorithms. The ITU-T G.729 CS-ACELP is a high speech quality, low-bit rate (8kbps) codec that has been proposed to meet the voice compression requirements of a modern communication system.

However the real time SW implementation of a multi-channel ITU-T G.729 compliant voice codec in conventional DSP processors is prohibitive due to the intensive amount of signal processing power required by the algorithm. To overcome this limitation Noesis Technologies has developed a revolutionized, highly efficient hybrid architecture that implements real time multi-channel G729A voice coding and exhibits the best performance-silicon area ratio available in the industry. The ntG729 IP Core can be used as a coprocessor to any processor type and can save significant computing resources for the main processor by efficiently executing the computationally intensive speech coding G729A algorithmic operations.

Key features

  • Voice codec capable of multi-channel 8kbps voice compression based on ITU-T G729A standard.
  • Selective Channel initialization.
  • AMBA bus support for easy SoC integration.
  • Best performance/silicon area ratio available in the industry.
  • Fully synchronous design, using single clock.
  • Portable to any FPGA/ASIC technology.

Block Diagram

ntG729 block diagram

Benefits

  • The ntG729 hardware accelerator when compared with a software implementation of ITU-T G729A algorithm on high-end processors, presents impressive competitive advantages:
    • Outperforms by a factor of two by supporting twice as many voice channels.
    • It requires only half the gate count thus increasing power efficiency and reducing costs.
    • It presents an overall performance/silicon area ratio four times better than any high-end processor of the market.

What’s Included?

  • Fully commented synthesizable VHDL or Verilog source code or FPGA netlist.
  • VHDL or Verilog test benches and example configuration files.
  • C++ model.
  • Comprehensive technical documentation.
  • Technical support.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
ntG729
Vendor
Noesis Technologies

Provider

Noesis Technologies
HQ: Greece
Noesis Technologies specializes in design,development and marketing of high quality, cost effective communication IP cores and provides expert ASIC/FPGA design services in telecom DSP area. Our solutions are key components to the most sophisticated telecom systems. Backed-up by our leading-edge expertise on forward error correction, encryption and networking technology as well as on DSP algorithm development we provide robust solutions that are used to improve data quality, increase bandwidth or reduce the overall system cost of end-application.
Contact Noesis Technologies

Learn more about Data Compression IP core

Evaluating Lossless Data Compression Algorithms and Cores

Data compression plays a critical role in modern computing, enabling efficient storage and faster transmission of information. Among lossless data compression algorithms, GZIP, ZSTD, LZ4, and Snappy have emerged as prominent contenders, each offering unique trade-offs in terms of compression ratio, speed, and resource utilization. This white paper evaluates these algorithms and their corresponding hardware cores, providing an in-depth comparison to help developers and system architects choose the optimal solution for their specific use case.

Firmware Compression for Lower Energy and Faster Boot in IoT Devices

The phrase “IoT” for Internet of Things has exploded to cover a wide range of different applications and diverse devices with very different requirements. Most observers, however, would agree that low energy consumption is a key element for IoT, as many of these devices must run on batteries or harvest energy from the environment.

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Data Compression IP

What is ITU-T G729A Voice Codec Hardware Accelerator?

ITU-T G729A Voice Codec Hardware Accelerator is a Data Compression IP core from Noesis Technologies listed on Semi IP Hub.

How should engineers evaluate this Data Compression?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Data Compression IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP